



INTERNATIONAL
TEST CONFERENCE
2008



PROCEEDINGS



October 28 – October 30, 2008
Santa Clara Convention Center
Santa Clara, California USA



Sponsored by IEEE Computer Society
Test Technology Technical Council
and
IEEE Philadelphia Section



TABLE OF CONTENTS

SESSION 1 DEALING WITH OUTLIERS AND VARIATION IN TODAYS ICS

A Study of Outlier Analysis Techniques for Delay Testing	1
<i>S. H. Wu, D. Drmanac, L. C. Wang</i>	
Production Multivariate Outlier Detection Using Principal Components	11
<i>P. M. O'Neill</i>	
Unraveling Variability for Process/Product Improvement	21
<i>A. Gattiker</i>	

SESSION 2 MICROPROCESSOR TEST

The Test Features of the Quad-Core AMD Opteron Microprocessor.....	30
<i>T. Wood, G. Giles, C. Kiszely, M. Schuessler</i>	
DFX of a 3rd Generation, 16-core/32-thread UltraSPARC CMT Microprocessor.....	40
<i>I. Parulkar, S. Anandakumar, G. Agarwal, G. Liu, K. Rajan, F. Chiu, R. Pendurkar</i>	
Test Access Mechanism for Multiple Identical Cores.....	50
<i>G. Giles, J. Wang, A. Sehgal, K. J. Balakrishnan, J. Wingfield</i>	

SESSION 3 EMBEDDED MEMORY DIAGNOSIS AND CHARACTERIZATION

High Throughput Diagnosis via Compression of Failure Data in Embedded Memory BIST	60
<i>N. Mukherjee, A. Pogiel, J. Rajski, Jerzy Tyszer</i>	
A History-Based Diagnosis Technique for Static and Dynamic Faults in SRAMs.....	70
<i>A. Ney, A. Bosio, L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel, M. Bastian</i>	
Analysis of Retention Time Distribution of Embedded DRAM – A New Method to Characterize Across-Chip Threshold Voltage Variation.....	80
<i>W. Kong, P. C. Parries, G. Wang, S. S. Iyer</i>	

SESSION 4 HIGH-SPEED I/O TESTING IN THE REAL WORLD

External Loopback Testing Experiences with High Speed Serial Interfaces.....	87
<i>A. Meixner, A. Kakizawa, B. Provost, S. Bedwani</i>	
Low cost testing of multi-GBit device pins with ATE assisted loopback instrument	97
<i>W. A. Fritzsche, A. E. Haque</i>	
Efficient High-Speed Interface Verification and Fault Analysis.....	105
<i>T. Nirmaier, J. T. Zaguirre, E. L. C. Hong</i>	

SESSION 5 DEFECT AVOIDANCE AND COST MODELING

Implementation Update: Logic Mapping On SPARC Microprocessors	114
<i>A. Vij, R. Ratliff</i>	
Failing Frequency Signature Analysis.....	124
<i>J. Lee, E. J. McCluskey</i>	
A Cost Analysis Framework for Multi-core Systems with Spares.....	132
<i>S. Shamshiri, P. Lisherness, S. J. Pan, K. T. Cheng</i>	

SESSION 6 DELAY TESTING AND CHIP PERFORMANCE MAXIMIZATION

Scan Based Testing of Dual/Multi Core Processors for Small Delay Defects	140
<i>A. D. Singh</i>	
On-chip Programmable Capture for Accurate Path Delay Test and Characterization	148
<i>R. Tayade, J. A. Abraham</i>	
An Automatic Post Silicon Clock Tuning System for Improving System Performance based on Tester Measurements.....	158
<i>K. Nagaraj, S. Kundu</i>	

SESSION 7 ATPG AND SAT

CONCAT: CONflict Driven Learning in ATPG for Industrial designs.....	166
<i>S. Bommu, K. Chandrasekar, R. Kundu, S. Sengupta</i>	
SAT-based State Justification with Adaptive Mining of Invariants	176
<i>W. Wu, M. S. Hsiao</i>	
RTL Error Diagnosis Using a Word-Level SAT-Solver	186
<i>S. Mirzaeian, F. Zheng, K. T. T. Cheng</i>	

SESSION 8 HIGH-PERFORMANCE INTERFACING

Embedded Power Delivery Decoupling in Small Form Factor Test Sockets	194
<i>O. Vikinski, S. Lupo, G. Sizikov, C. Y. Chung</i>	
Measurement Repeatability for RF Test Within the Load-board Constraints of High Density and Fine Pitch SOC Applications.....	202
<i>T. P. Warwick, G. Rivera, D. Waite, J. Russell, J. Smith</i>	
Wafer-Level Characterization of Probecards using NAC Probing	212
<i>G. Y. Kim, E. Byunb, K. Kangb, Y. Junc, B. Kong</i>	

SESSION 9 POWER-AWARE DFT METHODS

A Power-Aware Test Methodology for Multi-Supply Multi-Voltage Designs	221
<i>V. Chickermane, P. Gallagher, J. Sage, P. Yuan, K. Chakravadhanula</i>	
Peak Power Reduction Through Dynamic Partitioning of Scan Chains.....	231
<i>S. Almukhaizim, O. Sinanoglu</i>	

Power-Aware At-Speed Scan Test Methodology for Circuits with Synchronous Clocks	241
<i>B. Nadeau-Dostie, K. Takeshita, J. Côté</i>	

SESSION 10 OPENS + SHORTS

Time-dependent Behaviour of Full Open Defects in Interconnect Lines	251
<i>R. Rodriguez-Montañés, D. Arumí, J. Figueras, S. Eichenberger, C. Hora , B. Kruseman</i>	
Statistical Yield Modeling for Sub-wavelength Lithography	261
<i>A. Sreedhar, S. Kundu</i>	
Detection of Internal Stuck-open Faults in Scan Chains	269
<i>F. Yang, S. Chakravarty, N. Devta-Prasanna, S.M. Reddy, I. Pomeranz</i>	

SESSION 11 ADVANCES IN BOARD INTERCONNECT TEST TECHNOLOGY

Engineering Test Coverage on Complex Sockets	279
<i>M. J. Schneider, A. Shafi</i>	
Solving In-Circuit Defect Coverage Holes with a Novel Boundary Scan Application	288
<i>D. Dubberke, J. J. Grealish, B. V. Dick</i>	
Augmenting Boundary-Scan Tests for Enhanced Defect Coverage	297
<i>D. Norrgard, K. P. Parker</i>	

SESSION 12 SYSTEM-LEVEL MICROPROCESSOR ONLINE TEST

Low Energy On-Line SBST of Embedded Processors	305
<i>A. Merentitis, N. Kranitis, A. Paschalis, D. Gizopoulos</i>	
On-line Failure Detection in Memory Order Buffers	315
<i>J. Carretero, X. Vera, P. Chaparro, J. Abella</i>	
VAST: Virtualization-Assisted Concurrent Autonomous Self-Test	325
<i>I. Hiroaki, Y. Li, S. Mitra</i>	

SESSION 13 POWER IMPACT ON COMPRESSION AND AT-SPEED SCAN

Reducing Power Supply Noise in Linear-Decompressor-Based Test Data Compression Environment for At-Speed Scan Testing.....	335
<i>M. F. Wu, J. L. Huang, X. Wen, K. Miyase</i>	
Low Power Scan Shift and Capture in the EDT Environment	345
<i>D. Czysz, M. Kassab, X. Lin, G. Mrugalski, J. Rajski, J. Tyszer</i>	
Frequency and Power Correlation between At-Speed Scan and Functional Tests	355
<i>S. Sde-Paz, E. Salomon</i>	

SESSION 14 DIAGNOSTICS

Deterministic Diagnostic Pattern Generation (DDPG) for Compound Defects.....	364
<i>F. Wang, Y. Hu, H. Li, X. Li, J. Ye, Y. Huang</i>	

Diagnosis of design-silicon timing mismatch with feature encoding and importance ranking – the methodology explained.....	374
<i>P. Bastani, N. Callegari, L. C. Wang, M. S. Abadir</i>	

Efficiently Performing Yield Enhancements by Identifying Dominant Physical Root Cause from Test Fail Data	384
<i>M. Sharma, B. Benware, L. Ling, D. Abercrombie, L. Lee, M. Keim, H. Tang, W. T. Cheng, T. P. Tai, Y. J. Chang, R. Lin, A. Man</i>	

SESSION 15 ACCESS AND OPENS AT BOARD TEST

Solder Bead on High Density Interconnect Printed Circuit Board	393
<i>B. Chu</i>	
Finding Power/Ground Defects on Connectors – Case Study	398
<i>S. Hird, R. Weng</i>	

SESSIONS 16 INNOVATIVE SOLUTIONS TO COMPLEX SOCS

Architecture for Testing Multi-Voltage Domain SOC	402
<i>L. Souef, C. Eychenne, E. Alié</i>	
Integration of Hardware Assertions in Systems-on-Chip	412
<i>J. Geuzebroek, B. Vermeulen</i>	
Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs	422
<i>H. F. Ko, A. B. Kinsman, N. Nicolici</i>	

SESSIONS 17 ADVANCES IN DIAGNOSIS

An Effective and Flexible Multiple Defect Diagnosis Methodology Using Error Propagation Analysis	432
<i>X. Yu, R. D. Blanton</i>	
Detection and Diagnosis of Static Scan Cell Internal Defect	441
<i>R. Guo, L. Lai, Y. Huang, W. T. Cheng</i>	
Optical Diagnostics for IBM POWER6 Microprocessor	451
<i>P. Song, S. Ippolito, F. Stellari, J. Sylvestri, T. Diemoz, G. Smith, P. Muench, N. James, S. Kim, H. Saenz</i>	

SESSION 18 INDUSTRY EXPERIENCE WITH COMPLEX DESIGNS

Functional Test and Speed/Power Sorting of the IBM POWER6 and Z10 Processors	460
<i>T. N. Pham, F. Clougherty, G. Salem, J. M. Crafts, J. Tetzloff, P. Moczygemb, T. M. Skergan</i>	
Transition Test on UltraSPARC T2 Microprocessor.....	467
<i>L. C. Chen, P. Dickinson, P. Mantri, M. Gala, P. Dahlgren, S. Bhattacharya, O. Caty, K. Woodling, T. Ziaja, D. Curwen, W. Yee, E. Su, G. Gu, T. Nguyen</i>	
DFT Architecture for Automotive Microprocessors using On-Chip Scan Compression supporting Dual Vendor ATPG	477
<i>H. Ahrens, R. Schlagenhaf, H. Lang, V. Srinivasan, E. Bruzzano</i>	

SESSION 19 POSTER PREVIEWS

SESSION 20 RF TESTING

Octal-Site EVM Tests for WLAN Transceivers on “Very” Low-Cost ATE Platforms	487
<i>G. Srinivasan, H. C. Chao, F. Taenzler</i>	
Optimized EVM Testing for IEEE 802.11a/n RF ICs.....	496
<i>E. Acar, S. Ozev, G. Srinivasan, F. Taenzler</i>	
EVM Testing of Wireless OFDM Transceivers Using Intelligent Back-End Digital Signal Processing Algorithms	506
<i>V. Natarajan, H. Choi, D. Lee, R. Sengutuvan, A. Chatterjee</i>	

SESSION 21 TEST QUALITY-DEFLECTS, DPPM AND PATTERNS, OH MY!

Towards a World Without Test Escapes: The Use of Volume Diagnosis to Improve Test Quality.....	516
<i>S. Eichenbergera, J. Geuzebroekb, C. Horab, B. Kruseman, A. Majhi</i>	
MODELING TEST ESCAPE RATE AS A FUNCTION OF MULTIPLE COVERAGES	526
<i>K. M. Butler, J. M. Carulli, J. Saxena</i>	
Evaluating the Effectiveness of Physically-Aware N-Detect Test using Real Silicon	535
<i>Y. T. Lin, O. Poku, R. D. Blanton, P. Nigh, P. Lloyd, V. Iyengar</i>	

SESSION 22 SOFTWARE TO THE RESCUE!

A Method to Generate a Very Low Distortion, High Frequency Sine Waveform Using an AWG.....	544
<i>A. Maeda</i>	
Leveraging IEEE 1641 for Tester-Independent ATE Software	552
<i>B. Van Wagenen, J. Vollmar, D. Thornton</i>	
Bridging the gap between Design and Test Engineering for Functional Pattern Development	562
<i>E. Aderholz, H. Ahrens, M. Rohleider</i>	

SESSION 23 “OUTSIDE THE BOX” DFT SOLUTIONS

“Plug & Test” at System Level via Testable TLM Primitives.....	572
<i>H. Alemzadeh, S. Di Carlo, F. Refan, P. Prinetto, Z. Navabi</i>	
Design for Test of Asynchronous NULL Convention Logic (NCL) Circuits	582
<i>W. K. Al-Assadi, S. Kakarla</i>	
Non-contact Testing for SoC and RCP (SIPs) at Advanced Nodes.....	591
<i>B. Moore, M. Mangrum, C. Sellathamby, M. Reja, T. Weng, B. Bai, E. Reid, I. Filanovsky, S. Slupsky</i>	

SESSION 24 SYSTEMS EFFECTS OF ERRORS AND PROTECTION METHODS

On the Correlation between Controller Faults and Instruction-Level Errors in Modern Microprocessors	601
<i>N. Karimi, M. Maniatakos, A. Jas, Y. Makris</i>	
Using Implications for Online Error Detection	611
<i>K. Nepal, N. Alves, J. Dworak, R. I. Bahar</i>	
A Field Analysis of System-level Effects of Soft Errors Occurring in Microprocessors used in Information Systems	621
<i>S. Z. Shazli, M. Abdul-Aziz, M. B. Tahoori, D. R. Kaeli</i>	

SESSION 25 EMBEDDED MEMORY TEST

Direct Cell-Stability Test Techniques for an SRAM Macro with Asymmetric Cell-Bias-Voltage Modulation.....	631
<i>A. Katayama, T. Yabe, O. Hirabayashi, Y. Takeyama, K. Kushida, T. Sasaki, N. Otsuka</i>	
A Shared Parallel Built-In Self-Repair Scheme for Random Access Memories in SOCs.....	638
<i>T. Tseng, J. Li</i>	
Testing Methodology of Embedded DRAMs	647
<i>C. Chang, M. C. T. Chao, R. F. Huang, D. Y. Chen</i>	

SESSION 26 RELIABILITY AND POWER SUPPLY NOISE ANALYSIS

Optimized Circuit Failure Prediction for Aging: Practicality and Promise	656
<i>M. Agarwal, V. Balakrishnan, A. Bhuyan, K. Kim, B. C. Paul</i>	
SoC Test Architecture Design and Optimization Considering Power Supply Noise Effects	666
<i>F. Yuan, Q. Xu</i>	
Observations of Supply-Voltage-Noise Dispersion in Sub-nsec	675
<i>K. Takeuchi, G. Tanaka, H. Matsushita, K. Yoshizumi, Y. Katsuki, T. Sato</i>	

SESSION 27 ATE INSTRUMENTATION DESIGN IDEAS

A Hybrid A/D Converter with 120dB SNR and -125dB THD	683
<i>M. Tamba</i>	
Generating Test Signals for Noise-Based NPR/ACPR Type Tests in Production	692
<i>S. Aouini, G. W. Roberts</i>	
An Electronic Module for 12.8 Gbps Multiplexing and Loopback Test.....	701
<i>D. C. Keezer, D. Minier, P. Ducharme, A. Majid</i>	

SESSION 28 PATH AND SMALL-DELAY FAULT ATPG

On Accelerating Path Delay Fault Simulation of Long Test Sequences.....	710
<i>I. D. Huang, Y. S. Chang, S. Natarajan, R. Sharma, S. K. Gupta</i>	

Implicit Identification of Non-Robustly Unsensitizable Paths using Bounded Delay Model.....	719
<i>D. Jayaraman, E. Flanigan, S. Tragoudas</i>	
Interconnect-Aware and Layout-Oriented Test-Pattern Selection for Small-Delay Defects.....	729
<i>M. Yilmaz, K. Chakrabarty, M. Tehranipoor</i>	

SESSION 29 TEST STANDARDS 1

Boundary-Scan Testing of Power/Ground Pins.....	739
<i>K. P. Parker, N. G. Jacobson</i>	
IEEE 1500 Core Wrapper Optimization Techniques and Implementation.....	747
<i>B. Mullane, M. Higgins, C. MacNamee</i>	
Turbo1500: Toward Core-Based Design for Test and Diagnosis Using the IEEE 1500 Standard.....	757
<i>L. T. Wang, R. Apte, S. Wu, B. Sheu, K. J. Lee, X. Wen, W. B. Jone, C. H. Yeh, W. S. Wang, H. J. Chao, J. Guo, J. Liu, Y. Niu, Y. C. Sung, C. C. Wang, F. Li</i>	

SESSION 30 TEST FOR PHYSICAL DEFECTS IN MEMORIES

Defect Oriented Testing of the Strap Problem Under Process Variations in DRAMs.....	766
<i>Z. Al-Ars, S. Hamdioui, A. J. van de Goor, G. Mueller</i>	
A New Wafer Level Latent Defect Screening Methodology for Highly Reliable DRAM Using a Response Surface Method.....	776
<i>J. Nam, S. Chun, G. Koo, Y. Kim, B. Moon, J. Lim, J. Joo, S. Kang, H. Kim, K. Shin, K. Kang, S. Kang</i>	
A High-Speed Structural Method for Testing Address Decoder Faults in Flash Memories	786
<i>O. Ginez J. M. Portal, H. Aziza</i>	

SESSION 31 EMERGING TECHNOLOGIES TEST

Fabrication Defects and Fault Models for DNA Self-Assembled Nanoelectronics.....	796
<i>V. Mao, C. Dwyer, K. Chakrabarty</i>	
Built-in Self-Test and Fault Diagnosis for Lab-on-Chip Using Digital Microfluidic Logic Gates.....	806
<i>Y. Zhao, T. Xu, K. Chakrabarty</i>	
Testing Techniques for Hardware Security	816
<i>M. Majzoobi, F. Koushanfar, M. Potkonjak</i>	

SESSION 32 DATA CONVERTER TESTING

Linearity Test Time Reduction for Analog-to-Digital Converters Using the Kalman Filter with Experimental Parameter Estimation	826
<i>L. Jin</i>	
Built-in Self-Calibration of On-chip DAC and ADC	834
<i>W. Jiang, V. D. Agrawal</i>	

A New Method for Measuring Aperture Jitter in ADC Output and Its Application to ENOB Testing.....	844
<i>T. J. Yamaguchi, M. Kawabata, M. Soma, M. Ishida, K. Sawami, K. Uekusa</i>	

SESSION 33 TESTING FOR INTERCONNECT OPENS AND CROSSTALK

Test Generation for Interconnect Opens.....	853
<i>X. Lin, J. Rajski</i>	
A Novel Pattern Generation Framework for Inducing Maximum Crosstalk Effects on Delay-Sensitive Paths	860
<i>J. Lee, M. Tehranipoor</i>	
Extraction, Simulation and Test Generation for Interconnect Open Defects Based on Enhanced Aggressor-Victim Model.....	870
<i>S. Hillebrecht, I. Polian, P. Engelke, B. Becker, M. Keim, W. T. Cheng</i>	

SESSION 34 TEST STANDARDS II

The Advantages of Limiting P1687 to a Restricted Subset.....	880
<i>J. Doege, A. L. Crouch</i>	
A New Language Approach for IJTAG	888
<i>M. Portolan, S. Goyal, B. V. Treuren, C. H. Chiang, T. Chakraborty, T. B. Cook</i>	
Problems Using Boundary-Scan for Memory Cluster Tests	898
<i>B. G. Van Treuren, C. H. Chiang, K. Honaker</i>	

SESSION 35 SCAN-BASED COMPRESSION AND TRANSITION TESTS

Increasing Scan Compression by Using X-Chains	908
<i>P. Wohl, J. A. Waicukauski, F. Neuveux</i>	
Align-Encode: Improving the Encoding Capability of Test Stimulus Decompressors	918
<i>O. Sinanoglu</i>	
Launch-on-Shift-Capture Transition Tests	928
<i>I. Park, E. J. McCluskey</i>	
A Tutorial on STDF Fail Datalog Standard.....	937
<i>A. Khoche, P. Burlison, J. Rowe, G. Plowman</i>	
Parametric Testing of Optical Interfaces	947
<i>B. Achkir, P. Zivny, B. Eklow</i>	
Justifying DFT with a Hierarchical Top-Down Cost-Benefit Model	948
<i>S. Davidson</i>	
The Economics of Harm Prevention through Design for Testability	958
<i>L. Y. Ungar</i>	
On-chip Timing Uncertainty Measurements on IBM Microprocessors.....	966
<i>R. Franch, P. Restle, N. James, W. Huott, J. Friedrich, R. Dixon, S. Weitzel, K. Van Goor, G. Salem</i>	
Jitter and Signal Integrity Verification for Synchronous and Asynchronous I/Os at Multiple to 10 GHz/Gbps.....	973
<i>M. P. Li</i>	

Jitters in high performance microprocessors	979
<i>T. M. Mak</i>	
Beyond 10 Gbps? Challenges of Characterizing Future I/O Interfaces with Automated Test Equipment	985
<i>J. Moreira, H. Barnes, H. Kaga, M. Comai, B. Roth, M. Culver</i>	
Embedded Testing in an In-Circuit Test Environment	995
<i>J. Malian, B. Eklow</i>	
Hardware-based Error Rate Testing of Digital Baseband Communication Systems	1001
<i>A. Alimohammad, S. F. Fard, B. F. Cockburn</i>	
Power-Aware DFT – Do we really need it?	1011
<i>N. Mukherjee</i>	
Power-Aware DFT – Do we really need it?	1012
<i>P. Krishnamurthy</i>	
Power-Aware DFT – Do Not Risk It, Use It.....	1013
<i>B. Pouya</i>	
Some Burning Issues that Justify Power-Aware DFT	1014
<i>J. Rearick</i>	
Analog Test Technology: Stable and Grounded, or Open Loop and Spurious?	1015
<i>M. Purtell</i>	
Analog Test Technology: Stable and Grounded, or Open Loop and Spurious	1016
<i>S. Goyal</i>	
Analog Test Technology: Challenges Abound	1017
<i>T. J. Anderson</i>	
Analog & Mixed-Signal are Key for Test Development Engineering Program.....	1018
<i>T. I. Schmitz</i>	
Will Test Compression Run Out of Gas?	1019
<i>S. K. Goel, E. J. Marinissen</i>	
Will Test Compression Run Out of Gas?	1020
<i>S. Bhatia</i>	
Will Test Compression Run Out Of Gas?	1021
<i>S. Pateras</i>	
We Need Faster & Deeper Scan and More Realistic Tests.....	1022
<i>J. Rivoir, S. Architect</i>	
The Limits of Compression	1024
<i>T. W. Williams</i>	
Debug War Stories	1026
<i>L. Winemberg</i>	
Debug War Stories	1027
<i>D. Carder</i>	
Yield Learning: Everybody Gains, But Who Picks up the Tab?	1028
<i>P. Burlison</i>	
The University DFT Tool Showdown - Introduction	1029
<i>S. Davidson</i>	
Overview of OpenSPARC	1030
<i>I. Parulkar</i>	

Functional test-bench refinement through automatic constraint extraction	1031
<i>L. C. Wang, O. Guzey</i>	
Benchmarking Academic DFT Tools on the OpenSparc Microprocessor	1032
<i>I. Polian</i>	
On the generation of test programs for chip multi-thread computer architectures.....	1033
<i>D. Ravotto, E. Sanchez, M. S. Reorda, G. Squillero</i>	
Challenges in Scaling Software-Based Self-Testing to Multithreaded Chip Multiprocessors.....	1034
<i>D. Gizopoulos</i>	
Overview of IEEE P1450.6.2 Standard Creating CTL Model For Memory Test and Repair	1036
<i>N/A</i>	
IEEE P1581 drastically simplifies connectivity test for memory devices	1037
<i>Heiko Ehrenberg</i>	
LOW POWER TEST.....	1038
<i>S. Bahl, R. Sarkar, A. Garg</i>	
IEEE 1500 Compatible Secure Test Wrapper For Embedded IP Cores.....	1039
<i>G. Chiu, J. C. Li</i>	
Test-Access Solutions for Three-Dimensional SOCs.....	1040
<i>X. Wu, Y. Chen, K. Chakrabarty, Y. Xie</i>	
SOC Test Optimization with Compression-Technique Selection	1041
<i>A. Larsson, X. Zhang, E. Larsson, K. Chakrabarty</i>	
SoC Yield Improvement: Redundant Architectures to the Rescue?	1042
<i>J. Vial, A. Bosio, P. Girard, C. Landrault, S. Pravossoudovitch, A. Virazel</i>	
Platform Independent Test Access Port Architecture	1043
<i>A. Margulis, D. Akselrod, T. Wood, S. Metsis</i>	
NoC Reconfiguration for Utilizing the Largest Fault-free Connected Sub-structure.....	1044
<i>A. Alaghi, M. Sedghi, N. Karimi, Z. Navabi</i>	
VLSI Test Exercise Courses for Students in EE Department	1045
<i>S. Komatsu</i>	
Hardware Overhead Reduction for Memory BIST	1046
<i>M. Arai, K. Iwasaki, M. Nakao, I. Suzuki</i>	
A Low-Cost Programmable Memory BIST Design for Multiple Memory Instances.....	1047
<i>C. Lin, C. Huang, D. Lu, C. Hsu, W. T. Chiu, Y. Chen, Y. Chang</i>	
The Importance of Functional-Like Access for Memory Test	1048
<i>J. Phelps, C. Johnson, C. Goodrich, A. Kokrady</i>	
An Efficient Secure Scan Design for an SoC Embedding AES Core.....	1049
<i>J. Song, T. Jung, J. Lee, H. Jeong, B. Kim, S. Park</i>	
Diagnosis of Mask-Effect Multiple Timing Faults in Scan Chains	1050
<i>J. Ye, F. Wang, Y. Hu, X. Li</i>	
Diagnosis of Logic-to-chain Bridging Faults.....	1051
<i>W. Liu, W. Tsai, H. Lin, J. C. Li</i>	
Power Distribution Failure Analysis Using Transition-Delay Fault Patterns	1052
<i>J. Ma, J. Lee, M. Tehranipoor</i>	
Is It Cost-Effective to Achieve Very High Fault Coverage for Testing Homogeneous SoCs with Core-Level Redundancy?	1053
<i>L. Huang, Q. Xu</i>	

System JTAG Initiative Group Advancements	1054
<i>B. G. Van Treuren</i>	
A Generic Framework for Scan Capture Power Reduction in Test Compression Environment	1055
<i>X. Liu, F. Yuan, Q. Xu</i>	
High Test Quality in Low Pin Count Applications.....	1056
<i>J. D'Souza, S. Mahadevan, N. Mukherjee, G. Rhodes, J. Moreau, T. Droniou, P. Armagnat, D. Sartoretti</i>	
Capture and Shift Toggle Reduction (CASTR) ATPG to Minimize Peak Power Supply Noise	1057
<i>H. Lin, J. Wen, J. Li, M. Chang, M. Tsai, S. Huang, C. Tseng</i>	
Test Quality Improvement with Timing-aware ATPG: Screening small delay defect case study	1058
<i>C. J. Chang, T. Kobayashi</i>	
FPGA Time Measurement Module: Preliminary Results	1059
<i>W. J. Bowwers</i>	
Wireless Test Structure for Integrated Systems.....	1060
<i>Z. Noun, P. Cauvet, M. Flottes, D. Andreu, S. Bernard</i>	
Overview of a High Speed Top Side Socket Solution	1061
<i>J. Stewart, T. Animashaun</i>	
Improving the Accuracy of Test Compaction through Adaptive Test Update	1062
<i>S. Biswas, R. D. Blanton</i>	

Author Index