INTERNATIONAL TEST CONFERENCE 2008

PROCEEDINGS

October 28 – October 30, 2008
Santa Clara Convention Center
Santa Clara, California USA

Sponsored by IEEE Computer Society
Test Technology Technical Council
and
IEEE Philadelphia Section

IEEE

IEEE COMPUTER SOCIETY

TABLE OF CONTENTS

SESSION 1 DEALING WITH OUTLIERS AND VARIATION IN TODAYS ICS

SESSION 2 MICROPROCESSOR TEST

SESSION 3 EMBEDDED MEMORY DIAGNOSIS AND CHARACTERIZATION

SESSION 4 HIGH-SPEED I/O TESTING IN THE REAL WORLD

SESSION 5 DEFECT AVOIDANCE AND COST MODELING

SESSION 6 DELAY TESTING AND CHIP PERFORMANCE MAXIMIZATION

SESSION 7 ATPG AND SAT

SESSION 8 HIGH-PERFORMANCE INTERFACING

SESSION 9 POWER-AWARE DFT METHODS

SESSION 10 OPENS + SHORTS

SESSION 11 ADVANCES IN BOARD INTERCONNECT TEST TECHNOLOGY

SESSION 12 SYSTEM-LEVEL MICROPROCESSOR ONLINE TEST

SESSION 13 POWER IMPACT ON COMPRESSION AND AT-SPEED SCAN

SESSION 14 DIAGNOSTICS

SESSION 15 ACCESS AND OPENS AT BOARD TEST

SESSIONS 16 INNOVATIVE SOLUTIONS TO COMPLEX SOCS

SESSIONS 17 ADVANCES IN DIAGNOSIS

SESSION 18 INDUSTRY EXPERIENCE WITH COMPLEX DESIGNS

SESSION 19 POSTER PREVIEWS

SESSION 20 RF TESTING

SESSION 21 TEST QUALITY-DEFLECTS, DPPM AND PATTERNS, OH MY!

SESSION 22 SOFTWARE TO THE RESCUE!

SESSION 23 "OUTSIDE THE BOX" DFT SOLUTIONS

SESSION 24 SYSTEMS EFFECTS OF ERRORS AND PROTECTION METHODS

SESSION 25 EMBEDDED MEMORY TEST

SESSION 26 RELIABILITY AND POWER SUPPLY NOISE ANALYSIS

SESSION 27 ATE INSTRUMENTATION DESIGN IDEAS

SESSION 28 PATH AND SMALL-DELAY FAULT ATPG

SESSION 29 TEST STANDARDS 1

SESSION 30 TEST FOR PHYSICAL DEFECTS IN MEMORIES

SESSION 31 EMERGING TECHNOLOGIES TEST

SESSION 32 DATA CONVERTER TESTING

SESSION 33 TESTING FOR INTERCONNECT OPENS AND CROSSTALK

SESSION 34 TEST STANDARDS II

SESSION 35 SCAN-BASED COMPRESSION AND TRANSITION TESTS