

2008 IEEE Asian Solid-State Circuits Conference

(A-SSCC)

**Fukuoka, Japan
3-5 November 2008**



**IEEE Catalog Number: CFP08SSC-PRT
ISBN: 978-1-4244-2604-1**

■ Table of Contents ■

Plenary Session 1

- Plenary Talk 1 Aiming for an Environmental-Oriented CE Platform 1
Yoshiaki Kushiki
Panasonic Corp., Japan
- Plenary Talk 2 Foundry-Fabless Collaboration for Semiconductor SoC Industry in Korea 5
Young H. Oh, Yoon J. Lee, Jae Song and Taek S. Kim
Dongbu HiTek Semiconductor, Inc. Korea

Industry Program 1

Processors and Multimedia Circuits

- Industry 1-1 A 125Mpixels/sec Full-HD MPEG-2/H.264/VC-1 Video Decoder for Blu-ray Applications 9
Chi-Cheng Ju, Tsu-Ming Liu, Yung-Chang Chang, Chih-Ming Wang, Hue-Min Lin, Subrina Cheng, Chun-Chia Chen, Fred Chiu, Kung-Sheng Lin, Chung-Bin Wu, Sling Liang, Sheng-Jen Wang, Ginny Chen, TC Hsiao and Chi-Hui Wang
Mediatek Inc., Taiwan
- Industry 1-2 A Power, Performance Scalable Eight-Cores Media Processor for Mobile Multimedia Applications 13
Yasuyuki Ueda¹, Nobuhiro Nonogaki¹, Toshihiro Terazawa², Takeshi Kodaka¹, Takayuki Mori¹, Kumiko Morita¹, Hideho Arakida¹, Takashi Miura¹, Yukimasa Miyamoto¹, Yuji Okuda¹, Toshiki Kizu¹ and Yoshiro Tsuboi¹
1) Toshiba Corporation, Japan, 2) Toshiba Microelectronics, Japan
- Industry 1-3 A Sub 2W Low Power IA Processor for Mobile Internet Devices in 45nm Hi-K Metal Gate CMOS 17
Gianfranco Gerosa, Steve Curtis, Mike D'Addeo, Bo Jiang, Belliappa Kuttanna, Feroze Merchant, Binta Patel, Mohammed Taufique and Haytham Samarchi
Intel Corporation, USA
- Industry 1-4 Cell Broadband Engine Performance and Yield Benchmark in 65nm SOI CMOS with Spatial, Temporal and Parametric Process Variability Model 21
Choongyeun Cho¹, Daeik D. Kim¹ and Jonghae Kim²
1) IBM Semiconductor R&D Center, USA, 2) Qualcomm Inc., USA

Industry Program 2

High-Speed Signaling and Interfaces

- Industry 2-1 A 16Gb/s 65nm CMOS Transceiver for a Memory Interface 25
Jung-Hoon Chun, Haechang Lee, Jie Shen, TJ Chin, Ting Wu, Xudong Shi, Kambiz Kaviani, Wendemagegnehu Beyene, Brian Leibowitz, Rich Perego and Ken Chang
Rambus Inc., USA
- Industry 2-2 Channel BER Measurement for a 5.8Gb/s/pin Unidirectional Differential I/O for DRAM application 29
Hoeju Chung, Youngchan Jang, Youngdon Choi, Hwanwook Park, Jaekwan Kim, Soouk Lim, Jung Sunwoo, Moonsook Park, Hyungwsuk Kim, Sang-Yun Kim, Hyun-Kyung Kim, Su-Jin Chung, Eun-Mi Lee, Youngju Kim, Yun-Sang Lee, Woo-Seop Kim, Jung-Bae Lee and Changhyun Kim
Samsung Electronics Co., LTD, Korea

Industry 2-3	1.25Gbps Optical Links for Mobile Handsets.....	33
	Shinichiro Azuma, Ryoji Yanagimoto, Shingo Kamitani, Masakazu Edamoto, Katsumi Arata, Hirofumi Matsui, Hiroyuki Akada, Ryoichi Masuda, Kozo Hoshino, Kazuhito Nagura and Hiroaki Ogawa <i>Sharp Corporation, Japan</i>	
Industry 2-4	An ASIC-Ready 1.25-6.25Gb/s SerDes in 90nm CMOS with Multi-Standard Compatibility.....	37
	Yoshinori Nishi, Koichi Abe, Jerome Ribo, Benoit Roederer, Anand Gopalan, Mohamed Benmansour, An Ho, Anusha Bhoi, Masahiro Konishi, Ryuichi Moriizumi, Vijay Pathak and Srikanth Gondi <i>Kawasaki Microelectronics America, Inc., USA</i>	

Session 1

Multi-stage A/D Converters

1-1	A 770-MHz, 70-mW, 8-bit Subranging ADC using Reference Voltage Precharging Architecture.....	41
	Kenichi Ohhata, Koki Uchino, Yuichiro Shimizu, Yasuhiro Oyama and Kiichi Yamashita <i>Kagoshima University, Japan</i>	
1-2	A 6-b 1-GS/s 30-mW ADC in 90-nm CMOS Technology.....	45
	Yuan-Ching Lien and Jri Lee <i>National Taiwan University, Taiwan</i>	
1-3	An 8mW 10b 50MS/s Pipelined ADC Using 25dB Opamp.....	49
	Min Gyu Kim ² , Volodymyr Kratyuk ¹ , Pavan Kumar Hanumolu ¹ , Gil-Cho Ahn ³ , Sunwoo Kwon ¹ and Un-Ku Moon ¹ <i>1) Oregon State University, USA, 2) Broadcom Corporation, USA, 3) Sogang University, Korea</i>	
1-4	Digital Background Calibration of a 0.4-pJ/step 10-bit Pipelined ADC without PN Generator in 90-nm Digital CMOS.....	53
	Mohammad Taherzadeh-Sani and Anas A. Hamoui <i>McGill University, Canada</i>	
1-5	A 10-b 30-MS/s 3.4-mW Pipelined ADC with 2.0-Vpp Full-swing Input at a 1.0-V Supply.....	57
	Kunihiko Gotoh ¹ , Hiroshi Ando ² and Atsushi Iwata ² <i>1) Fujitsu Laboratories Ltd., Japan, 2) Hiroshima University, Japan</i>	
1-6	A 6-bit Pipelined Analog-to-Digital Converter with Current-Switching Open-Loop Residue Amplification.....	61
	Fen-Chiu Hsieh and Tai-Cheng Lee <i>National Taiwan University, Taiwan</i>	
1-7	10-bit 100MS/s CMOS Pipelined A/D Converter with 0.59pJ/Conversion-Step.....	65
	Moo-Young Kim, Jinwoo Kim, Tagjong Lee and Chulwoo Kim <i>Korea University, Korea</i>	

Session 2

Power and Delay Reduction Techniques for Digital Circuits

2-1	A ROM based Low-Power Multiplier.....	69
	Bipul C. Paul ¹ , Shinobu Fujita ² and Masaki Okajima ¹ <i>1) Toshiba America Research Inc., USA, 2) Toshiba Corporation, Japan</i>	
2-2	A 320-MHz 8bit × 8bit Pipelined Multiplier In Ultra-Low Supply Voltage.....	73
	Yung-Chih Liang ¹ , Ching-Ji Huang ¹ and Wei-Bin Yang ² <i>1) Industrial Technology Research Institute, Taiwan, 2) Tamkang University, Taiwan</i>	

2-3	Low-power Programmable Divider for Multi-standard Frequency Synthesizers Using Reset and Modulus Signal Generator	77
	Kyu-Young Kim, Woo-Kwan Lee, Hoonki Kim and Soo-Won Kim <i>Korea University, Korea</i>	
2-4	Fast Voltage Control Scheme with Adaptive Voltage Control Steps and Temporary Reference Voltage Overshoots for Dynamic Voltage and Frequency Scaling	81
	Yoshifumi Ikenaga ¹ , Masahiro Nomura ¹ , Yoetsu Nakazawa ² and Yoshihiro Hayashi ¹ <i>1) NEC Electronics Corporation, Japan, 2) NEC Corporation, Japan</i>	
2-5	Design of Energy Efficient 10ps Per Bit Adder Circuits in CMOS	85
	Victor Navarro-Botello ¹ , Juan A. Montiel-Nelson ¹ and Saeid Nooshabadi ² <i>1) University of Las Palmas de Gran Canaria, Spain, 2) Gwangju Institute of Science and Technology, Korea</i>	
2-6	A 1.6mm ² 4,096 Logic Elements Multi-Context FPGA Core in 90nm CMOS	89
	Naoto Miyamoto and Tadahiro Ohmi <i>Tohoku University, Japan</i>	

Session 3

Short-Range Interface Systems

3-1	500Mbps, 670 μ W/pin Capacitively Coupled Receiver with Self Reset Scheme for Wireless Connectors	93
	Katsuyuki Ikeuchi ¹ , Kenichi Inagaki ¹ , Hideki Kusamitsu ^{2,3} , Toshiyasu Ito ^{2,3} , Makoto Takamiya ¹ and Takayasu Sakurai ¹ <i>1) The University of Tokyo, Japan, 2) Association of Super-Advanced Electronics Technologies (ASET), Japan, 3) Yamaichi Electronics Co. Ltd, Japan</i>	
3-2	A 65 fJ/b Inductive-Coupling Inter-Chip Transceiver Using Charge Recycling Technique for Power-Aware 3D System Integration	97
	Kiichi Niitsu, Shusuke Kawai, Noriyuki Miura, Hiroki Ishikuro and Tadahiro Kuroda <i>Keio University, Japan</i>	
3-3	A 21.2 μ A $\Delta\Sigma$ -Based Interface ASIC for a Capacitive 3-Axis Micro-Accelerometer	101
	Matti Paavola, Mika Kämäräinen, Erkka Laulainen, Mikko Saukoski, Lauri Koskinen, Marko Kosunen and Kari Halonen <i>Helsinki University of Technology, Finland</i>	
3-4	Differential-Drive CMOS Rectifier for UHF RFIDs with 66% PCE at -12 dBm Input	105
	Atsushi Sasaki, Koji Kotani and Takashi Ito <i>Tohoku University, Japan</i>	
3-5	A Passive RF Receiving and Power Switch ASIC for Remote Power Control with Zero Stand-by Power	109
	Lingwei Zhang, Hanjun Jiang, Xuguang Sun, Chun Zhang and Zhihua Wang <i>Tsinghua University, China</i>	
3-6	A Wireless Real-Time On-Chip Bus Trace System Using Quasi-Synchronous Parallel Inductive Coupling Transceivers	113
	Shusuke Kawai ¹ , Takayuki Ikari ¹ , Yutaka Takikawa ² , Hiroki Ishikuro ¹ and Tadahiro Kuroda ¹ <i>1) Keio University, Japan, 2) Renesas Design Corp., Japan</i>	

Session 4

mm-Wave CMOS Circuits

- 4-1 A 60GHz Variable-Gain LNA in 65nm CMOS 117
Arun Natarajan¹, Sean Nicolson^{1,2}, Ming-Da Tsai² and Brian Floyd¹
1) IBM, USA, 2) MediaTek, Taiwan
- 4-2 A 60-GHz CMOS Power Amplifier with Marchand Balun-based Parallel Power
Combiner 121
Y. Yoshihara, R. Fujimoto, N. Ono, T. Mitomo, H. Hoshino and M. Hamada
Toshiba Corporation, Japan
- 4-3 8Gbps CMOS ASK Modulator for 60GHz Wireless Communication 125
Ahmet Oncu, Kyoya Takano and Minoru Fujishima
The University of Tokyo, Japan
- 4-4 A 60-GHz, 14% Tuning Range, Multi-Band VCO with a Single Variable Inductor 129
Chi-Yao Yu, Wei-Zen Chen, Chung-Yu Wu and Tai-You Lu
National Chiao Tung University, Taiwan
- 4-5 A 80GHz Voltage Controlled Oscillator Utilizing a Negative Varactor in 90nm CMOS
Technology 133
Win Chaivipas, Kenichi Okada and Akira Matsuzawa
Tokyo Institute of Technology, Japan
- 4-6 A 60-GHz Direct-Conversion Transmitter in 130-nm CMOS 137
F. Zhang, B. Yang, B. N. Wicks, Z. Liu, C. M. Ta, Y. Mo, K. Wang, G. Felic, P. Nadagouda, T. Walsh, W.
Shieh, I. Mareels, R. J. Evans and E. Skafidas
The University of Melbourne, Australia

Plenary Session 2

- Plenary Talk 3 4G Wireless Technology: When will it happen? What does it offer? 141
Bill Krenik
Texas Instruments, Inc., USA

Session 5

Advanced Power Management

- 5-1 Dual-Section-Average (DSA) Analog-to-Digital Converter (ADC) in Digital Pulse Width
Modulation (DPWM) DC-DC Converter for Reducing the Problem of Limiting Cycle 145
Yu-Chi Huang¹, Hsin-Chao Chen¹, Tin-Jong Tai² and Ke-Horng Chen²
1) Industrial Technology Research Institute, Taiwan, 2) National Chiao Tung University, Taiwan
- 5-2 Low Power Consumption and High Power Density Integrated DC-DC Converter for
Portable Equipments 149
S. Sugahara^{1,3}, K. Yamada¹, M. Edo², T. Sato³ and K. Yamasawa³
*1) Fuji Electric Device Technology Co., Ltd., Japan, 2) Fuji Electric Advanced Technology Co., Ltd.,
Japan, 3) Shinshu University, Japan*
- 5-3 A 0.35 μ m CMOS Sub-1V Low-Quiescent-Current Low-Dropout Regulator 153
Yuh-Shyan Hwang, Ming-Shian Lin, Bo-Han Hwang, Jiann-Jong Chen
National Taipei University of Technology, Taiwan

5-4	A Small-Area Voltage Regulator with High-Bandwidth Supply-Rejection Using a Regulated Replica in 45nm CMOS SOI	157
	Thomas Toifl, Christian Menolfi, Peter Buchmann, Marcel Kossel, Thomas Morf and Martin Schmatz <i>IBM Zurich Research Laboratory GmbH, Switzerland</i>	
5-5	A 46-ppm/°C Temperature and Process Compensated Current Reference with On-Chip Threshold Voltage Monitoring Circuit	161
	Ken Ueno ¹ , Tetsuya Hirose ² , Tetsuya Asai ¹ and Yoshihito Amemiya ¹ <i>1) Hokkaido University, Japan, 2) Kobe University, Japan</i>	
5-6	A Sub-1V Low-Dropout Regulator with an On-chip Voltage Reference	165
	Wei-Jen Huang and Shen-Iuan Liu <i>National Taiwan University, Taiwan</i>	
5-7	An Integrated Reconfigurable SC Power Converter with Hybrid Gate Control Scheme for Mobile Display Driver Applications	169
	Feng Su and Wing-Hung Ki <i>The Hong Kong University of Science and Technology, Hong Kong</i>	

Session 6

Multimedia Signal Processing

6-1	A Low-Power 0.7-V H.264 720p Video Decoder	173
	D.F. Finchelstein, V. Sze, M.E. Sinangil, Y. Koken and A.P. Chandrakasan <i>Massachusetts Institute of Technology</i>	
6-2	A 66fps 38mW Nearest Neighbor Matching Processor with Hierarchical VQ Algorithm for Real-Time Object Recognition	177
	Joo-Young Kim, Kwanho Kim, Seungjin Lee, Minsu Kim and Hoi-Jun Yoo <i>Korea Advanced Institute of Science and Technology (KAIST), Korea</i>	
6-3	A 2.88mm ² 50M-Intersections/s Ray-Triangle Intersection Unit for Interactive Ray Tracing	181
	Chen-Haur Chang, Chuan-Yiu Lee and Shao-Yi Chien <i>National Taiwan University, Taiwan</i>	
6-4	A High-Speed Lossless Embedded Compression Codec for High-End LCD Applications	185
	Yu-Hsuan Lee, Yu-Yu Lee, Huang-Zueng Lin and Tsung-Han Tsai <i>National Central University, Taiwan</i>	
6-5	A 76.8 GB/s 46 mW Low-latency Network-on-Chip for Real-time Object Recognition Processor	189
	Kwanho Kim, Joo-Young Kim, Seungjin Lee, Minsu Kim and Hoi-Jun Yoo <i>Korea Advanced Institute of Science and Technology (KAIST), Korea</i>	
6-6	Design and Performance Evaluation of an 8-processor 8,640 MIPS SoC with Overhead Reduction of Interrupt Handling in a Multi-core System	193
	Huong Thien Hoang ¹ , Phong The Vo ¹ , Y Thien Vo ¹ , Liem Tan Pham ¹ , Norimasa Otsuki ² , Masayuki Ito ² and Osamu Nishii ² <i>1) Renesas Design Vietnam Co., Ltd, Vietnam, 2) Renesas Technology Corp., Japan</i>	
6-7	A Low-Power Processor for Portable Navigation Devices: 456 mW at 400 MHz and 24 mW in Software Standby Mode	197
	Khoa Dac Tran ¹ , Phuong Van Nguyen ¹ , Hoa Tan Lu ¹ , Cuong Phuc Phan ¹ , Quang Hai Phan ¹ , Hiroyuki Kudo ² , Hiroo Masuda ² , Seiichi Negishi ² , Mitsuyoshi Yamamoto ² , Kenji Hirose ² and Yasushi Okamoto ² <i>1) Renesas Design Vietnam Co., Ltd., Vietnam, 2) Renesas Technology Corp., Japan</i>	

Session 7

Wireline Communication

- 7-1 A 4Gbps 3-bit parallel Transmitter with the Crosstalk-Induced Jitter Compensation using TX Data Timing Control 201
Hae-Kang Jung¹, Kyoungho Lee¹, Jong-Sam Kim², Jae-Jin Lee², Jae-Yoon Sim¹ and Hong-June Park¹
1) Pohang University of Science and Technology (POSTECH), Korea, 2) Hynix Semiconductor Inc., Korea
- 7-2 Design Considerations for Low-Power High-Performance Mobile Logic and Memory Interfaces 205
Robert Palmer, John Poulton, Andrew Fuller, Judy Chen and Jared Zerbe
Rambus, Inc., USA
- 7-3 Chip-to-Chip Half Duplex Data Communication at 135 Mbps Over Power-Supply Rails ... 209
Takushi Hashida, Yoji Bando and Makoto Nagata
Kobe University, Japan
- 7-4 A 15-20GHz Delay-Locked Loop in 90nm CMOS Technology 213
Jung-Yu Chang, Chi-Nan Chuang, Shen-Iuan Liu
National Taiwan University, Taiwan
- 7-5 A 3.2-Gb/s Transceiver with a Quarter-Rate Linear Phase Detector Reducing the Phase Offset 217
Kyung-Soo Ha and Lee-Sup Kim
KAIST, Korea
- 7-6 A 20-Gb/s Full-Rate 2^7-1 PRBS Generator Integrated with 20-GHz PLL in 0.13- μm CMOS 221
Jeong-Kyoum Kim¹, Jaeha Kim² and Deog-Kyoon Jeong¹
1) Seoul National University, Korea, 2) Rambus, Inc., USA
- 7-7 A 20-Gb/s Coaxial Cable Receiver Analog Front-End in 90-nm CMOS Technology 225
Peter Park and Anthony Chan Carusone
University of Toronto, Canada
- 7-8 A 10Gb/s Active-Inductor Structure with Peaking Control in 90nm CMOS 229
Yen-Sung Michael Lee, Samad Sheikhaei and Shahriar Mirabbasi
University of British Columbia, Canada

Session 8

Memory

- 8-1 A 1.8-ns Random Cycle SRAM-interface High-speed DRAM (SH-RAM) Compiler with Data Line Replica Architecture 233
Naoki Kuroda, Naoki Yamada, Toshihiro Nakamura, Yoshihiko Sumimoto, Masanobu Hirose, Kiyoto Ohta, Yasuhiro Agata, Yuji Yamasaki and Hironori Akamatsu
Panasonic Corporation, Japan
- 8-2 A 8 GByte/s Transceiver with Current-Balanced Pseudo-Differential Signaling for Memory Interface 237
Seon-Kyoo Lee, Dong-Woo Jee, Yunjae Suh, Hong-June Park and Jae-Yoon Sim
Pohang University of Science and Technology (POSTECH), Korea
- 8-3 A Low Power and High Performance Robust Digital Delay Locked Loop against Noisy Environments 241
Hyun-Woo Lee, Won-Joo Yun, Jong-Jin Lee, Ki-Han Kim, Nak-Kyu Park, Kwan-Weon Kim, Young-Jung Choi, Jin-Hong Ahn and Byong-Tae Chung
Hynix Semiconductor Inc., Korea

8-4	A Single-Loop DLL Using an OR-AND Duty-Cycle Correction Technique	245
	Keun-Soo Song, Cheul-Hee Koo, Nak-Kyu Park, Kwan-Weon Kim, Young-Jung Choi, Jin-Hong Ahn and Byong-Tae Chung <i>Hynix Semiconductor Inc., Korea</i>	
8-5	A Fast GDDR5 Read CRC Calculation Circuit with Read DBI Operation	249
	Sang-Sic Yoon, Bo-Kyeom Kim, Yong-Ki Kim and Byong Tae Chung <i>Hynix Semiconductor Inc., Korea</i>	
8-6	A Charge Recycling TCAM with Checkerboard Array Arrangement for Low Power Applications	253
	Takahito Kusumoto, Daisuke Ogawa, Katsumi Dosaka, Masayuki Miyama and Yoshio Matsuda <i>Kanazawa University, Japan</i>	
8-7	A 300 MHz Embedded Flash Memory with Pipeline Architecture and Offset-Free Sense Amplifiers for Dual-Core Automotive Microcontrollers	257
	Shinya Kajiyama ¹ , Masamichi Fujito ² , Hideo Kasai ² , Makoto Mizuno ² , Takanori Yamaguchi ² and Yutaka Shinagawa ² <i>1) Hitachi, Ltd., Japan, 2) Renesas Technology Corp., Japan</i>	
8-8	A 500-MHz MRAM Macro for High-performance SoCs	261
	Noboru Sakimura, Ryusuke Nebashi, Hiroaki Honjo, Shinsaku Saito, Yuko Kato and Tadahiko Sugibayashi <i>NEC Corporation, Japan</i>	

Session 9

Analog Circuit Technique

9-1	A 2.0Vpp Input, 0.5V Supply Delta Amplifier with A-to-D Conversion	265
	Yoshihiro Masui, Takeshi Yoshida and Atsushi Iwata <i>Hiroshima University, Japan</i>	
9-2	A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs	269
	Masaya Miyahara, Yusuke Asada, Daehwa Paik and Akira Matsuzawa <i>Tokyo Institute of Technology, Japan</i>	
9-4	A 1-V Gm-C Low-Pass Filter for UWB Wireless Application	273
	Tien-Yu Lo ¹ and Chung-Chih Hung ² <i>1) MediaTek Inc, Taiwan, 2) National Chiao Tung University, Taiwan</i>	
9-5	A 12 th Order Active-RC Filter with Automatic Frequency Tuning for DVB Tuner Applications	277
	Liang Zou ¹ , Kefeng Han ¹ , Youchun Liao ² , Hao Min ¹ and Zhangwen Tang ¹ <i>1) Fudan University, China, 2) Ratio Microelectronics Technology Co., Ltd, China</i>	
9-6	Programmable Pacing Channel With a Fully On-chip LDO Regulator for Cardiac Pacemaker	281
	Chih-Jen Cheng, Chung-Jui Wu and Shuenn-Yuh Lee <i>National Chung-Cheng University, Taiwan</i>	

Session 10

Communication Signal Processing

- 10-1 A 10-pJ/instruction, 4-MIPS Micropower DSP for Sensor Applications 285
Nathan Ickes, Daniel Finchelstein and Anantha P. Chandrakasan
Massachusetts Institute of Technology, USA
- 10-2 A 0.5V 4.85Mbps Dual-Mode Baseband Transceiver with Extended Frequency
Calibration for Biotelemetry Applications 289
Jui-Yuan Yu, Chien-Ying Yu, Shang-Bin Huang, Tsan-Wen Chen, Juinn-Ting Chen, Kuan-Ling Kuo and
Chen-Yi Lee
National Chiao Tung University, Taiwan
- 10-3 A 820 Mb/s Baseband Processor LSI based on LDPC Coded OFDM for UWB Systems ··· 293
Shinsuke Ushiki, Koichi Nakamura, Kazunori Shimizu, Qi Wang, Yuta Abe, Satoshi Goto and Takeshi
Ikenaga
Waseda University, Japan
- 10-4 A 7.39mm² 76mW (1944, 972) LDPC Decoder Chip for IEEE 802.11n Applications 297
Xin-Yu Shih, Cheng-Zhou Zhan and An-Yeu (Andy) Wu
National Taiwan University, Taiwan
- 10-5 A 50Mbps Double-Binary Turbo Decoder for WiMAX Based on Bit-level Extrinsic
Information Exchange 301
Ji-Hoon Kim and In-Cheol Park
Korea Advanced Institute of Science and Technology (KAIST), Korea
- 10-6 A 256-Point Dataflow Scheduling 2×2 MIMO FFT/IFFT Processor for IEEE 802.16
WMAN 305
Fang-Li Yuan¹, Yi-Hsien Lin¹, Chih-Feng Wu¹, Muh-Tian Shiue² and Chong-Kuang Wang¹
1) National Taiwan University, Taiwan, 2) National Central University, Taiwan

Session 11

Electronics for Health

- 11-1 A 1.12pJ/b Resonance Compensated Inductive Transceiver with a Fault-Tolerant
Network Controller for Wearable Body Sensor Networks 309
Jerald Yoo, Seulki Lee and Hoi-Jun Yoo
Korea Advanced Institute of Science and Technology (KAIST), Korea
- 11-2 A Low Energy Bio Sensor Node Processor for Continuous Healthcare Monitoring
System 313
Hyejung Kim, Yongsang Kim and Hoi-Jun
KAIST, Korea
- 11-3 A Wireless Capsule Endoscopic System with a Low-Power Controlling and Processing
ASIC 317
Xinkai Chen, Xiaoyu Zhang, Lingwei Zhang, Nan Qi, Hanjun Jiang and Zhihua Wang
Tsinghua University, China
- 11-4 A Closed-loop Power Control Function for Bio-Implantable Devices 321
Kouji Kiyoyama¹, Yoshito Tanaka², Mashahiro Onoda³, Takafumi Fukushima¹, Tetsu Tanaka¹ and
Mitsumasa Koyanagi¹
*1) Tohoku University, Japan, 2) Nagasaki Institute of Applied Science, Japan, 3) Terumo Corporation,
Japan*

11-5	A Two-Electrode 2.88nJ/Conversion Biopotential Acquisition System for Portable Healthcare Device	325
	Long Yan, Namjun Cho, Jerald Yoo, Binhee Kim and Hoi-Jun Yoo <i>Korea Advanced Institute of Science and Technology (KAIST), Korea</i>	
11-6	A CMOS Detector System for Fluorescent Bio-sensing Application	329
	Nan Liu, Zhiliang Hong and Ran Liu <i>Fudan University, China</i>	

Session 12

RF Transceiver Circuits

12-1	A World-band Triple-mode 802.11a/b/g SOC in 0.13um CMOS	333
	Chia-Hsin Wu, Yuan-Hung Chung, Anson Lin, Wei-Kai Hong, Jie-Wei Lai, Cheng-Yu Wang, Chih-Hsien Shen, Yu-Hsin Lin, Yi-Hsien Cho and Yang-Chuan Chen <i>MediaTek Inc., Taiwan</i>	
12-2	A 52 pJ/bit OOK Transmitter with Adaptable Data Rate	337
	M.Kumarasamy Raja and Yong Ping Xu <i>National University of Singapore, Singapore</i>	
12-3	A 1.2V Interference-Sturdiness, DC-Offset Calibrated CMOS Receiver Utilizing a Current-Mode Filter for UWB	341
	Hong-Yuan Shih ¹ , Wei-Hsien Chen ² , Kai-Chenug Juang ² , Tzu-Yi Yang ² and Chien-Nan Kuo ¹ <i>1) National Chiao-Tung University, Taiwan, 2) ITRI, Taiwan</i>	
12-4	A Programmable-Bandwidth Front-End with Clock-Interleaving Down-Conversion Filters	345
	Ming-Feng Huang and Lai-Fu Chen <i>Industrial Technology Research Institute, Taiwan</i>	
12-5	A 1.8-V CMOS Direct-Conversion Tuner for Mobile DTV Applications	349
	Fei Song, Huailin Liao, Jiang Chen, Le Ye, Huaizhou Yang, Junhua Liu, Jinshu Zhao and Ru Huang <i>Peking University, China</i>	
12-6	1-Gb/s Mixed-mode BPSK Demodulator Using a Half-rate Linear Phase Detector for 60-GHz Wireless PAN Applications	353
	Kwang-Chun Choi, Duho Kim, Minsu Ko and Woo-Young Choi <i>Yonsei University, Korea</i>	

Session 13

Sigma-Delta and Flash Data Converters

13-1	A 2.4GHz 40mW 40dB SNDR/62dB SFDR 60MHz Bandwidth Mirrored-Image RF Bandpass $\Sigma\Delta$ ADC in 90nm CMOS	357
	Julien Ryckaert ¹ , Jonathan Borremans ^{1,2} , Bob Verbruggen ^{1,2} , Joris Van Driessche ¹ , Liesbet Van der Perre ¹ , Jan Craninckx ¹ and Geert Van der Plas ¹ <i>1) IMEC, Belgium, 2) Vrije Universiteit Brussel, Belgium</i>	
13-2	A 350-MHz Combined TDC-DTC With 61 ps Resolution For Asynchronous $\Delta\Sigma$ ADC Applications	361
	Jorg Daniels ¹ , Wim Dehaene ¹ , Michiel Steyaert ¹ and Andreas Wiesbauer ² <i>1) Katholieke Universiteit Leuven, Belgium, 2) Infineon Technologies Austria AG Villach, Austria</i>	
13-3	A Continuous Time $\Delta\Sigma$ ADC with Clock Timing Calibration	365
	Jen-Che Tsai, Jhy-Rong Chen, Kang-Wei Hsueh and Mu-Jung Chen <i>MediaTek Inc., Taiwan</i>	

13-4	A 6b Stochastic Flash Analog-to-Digital Converter Without Calibration or Reference Ladder	369
	Skyler Weaver ¹ , Benjamin Hershberg ¹ , Daniel Knierim ² and Un-Ku Moon ¹ <i>1) Oregon State University, USA., 2) Tektronix, Inc., USA.</i>	
13-5	A 4-bit 10GSample/sec Flash ADC with Merged Interpolation and Reference Voltage	373
	I-Hsin Wang and Shen-Iuan Liu <i>National Taiwan University, Taiwan</i>	
13-6	A 6-Bit, 1.2-GS/s ADC with Wideband THA in 0.13- μ m CMOS	377
	Bo-Wei Chen, Szu-Kang Hsien, Cheng-Shiang Chiang and Kai-Cheung Juang <i>Industrial Technology Research Institute, Taiwan</i>	
13-7	A 2-GS/s 6-bit Flash ADC with Offset Calibration	381
	Ying-Zu Lin, Cheng-Wu Lin and Soon-Jyh Chang <i>National Cheng-Kung University, Taiwan</i>	

Session 14

Measurement & Characterization of Digital Circuits

14-1	A MOS Transistor Array with Pico-ampere Order Precision for Accurate Characterization of Leakage Current Variation	385
	Takashi Sato, Hiroyuki Ueyama, Noriaki Nakayama and Kazuya Masu <i>Tokyo Institute of Technology, Japan</i>	
14-2	An All-Digital, Highly Scalable Architecture for Measurement of Spatial Variation in Digital Circuits	389
	Nigel Drego, Anantha Chandrakasan and Duane Boning <i>Massachusetts Institute of Technology, USA</i>	
14-3	Measurement of Supply Noise Suppression by Substrate and Deep N-well in 90nm Process	393
	Yasuhiro Ogasahara ^{1,3} , Masanori Hashimoto ¹ , Toshiki Kanamoto ² and Takao Onoye ¹ <i>1) Osaka University, Japan, 2) Renesas Technology Corp., Japan, 3) Currently with Renesas Technology Corp., Japan</i>	
14-4	On-Chip Clock Network Skew Measurement using Sub-Sampling	397
	Pratap Kumar Das ¹ , Bharadwaj Amrutur ¹ , J. Sridhar ² and V. Visvanathan ² <i>1) Indian Institute of Science, India, 2) Texas Instruments, India</i>	
14-5	On-chip Digital I_{dn} and I_{dp} Measurement by 65 nm CMOS Speed Monitor Circuit	401
	H. Notani ¹ , M. Fujii ¹ , H. Suzuki ¹ , H. Makino ² and H. Shinohara ¹ <i>1) Renesas Technology Corporation, Japan, 2) Osaka Institute of Technology, Japan</i>	
14-6	Transient-to-Digital Converter for ESD Protection Design in Microelectronic Systems	405
	Ming-Dou Ker ¹ , Cheng-Cheng Yen ¹ , Chi-Sheng Liao ¹ , Tung-Yang Chen ² and Chih-Chung Tsai ² <i>1) National Chiao-Tung University, Taiwan, 2) Himax Technologies, Inc., Taiwan</i>	

Session 15

Clock Generation Circuits

15-1	A 57.1-59GHz CMOS Fractional-N Frequency Synthesizer Using Quantization Noise Shifting Technique	409
	Chao-Ching Hung, Chihun Lee, Lan-Chou Cho and Shen-Iuan Liu <i>National Taiwan University, Taiwan</i>	

15-2	A Hybrid Spur Compensation Technique for Finite-Modulo Fractional-N Phase-Locked Loops	413
	Li Zhang ¹ , Xueyi Yu ¹ , Yuanfeng Sun ¹ , Woogeun Rhee ¹ , Zhihua Wang ¹ , Hongyi Chen ¹ and Dawn Wang ² 1) Tsinghua University, China, 2) IBM, USA	
15-3	A Wide-Range All-Digital Multiphase DLL with Supply Noise Tolerance	417
	Hyunsoo Chae ¹ , Dongsuk Shin ² , Kisoo Kim ¹ , Kwan-Weon Kim ² , Young Jung Choi ² and Chulwoo Kim ¹ 1) Korea University, Korea, 2) Hynix Semiconductor, Korea	
15-4	A Low-Jitter Clock Generator based on Ring Oscillator with 1/f Noise Reduction Technique for Next-Generation Mobile Wireless Terminals	421
	Akihide Sai, Takafumi Yamaji and Tetsuro Itakura Toshiba Corporation, Japan	
15-5	20Gb/s 1/4-rate and 40Gb/s 1/8-rate Burst-Mode CDR Circuits in 0.13 μ m CMOS	425
	Hong-Lin Chu, Chang-Lin Hsieh and Shen-Iuan Liu National Taiwan University, Taiwan	
15-6	A Transistor-Based Background Self-Calibration for Reducing PVT Sensitivity with a Design Example of an Adaptive Bandwidth PLL	429
	Seung-Jin Park, Suho Woo, Hyunsoo Ha, Yunjae Suh, Hong-June Park and Jae-Yoon Sim Pohang University of Science and Technology(POSTECH), Korea	
15-7	An 833-MHz 132-Phase Multiphase Clock Generator with Self-Calibration Circuits	433
	Shih-Chun Lin and Tai-Cheng Lee National Taiwan University, Taiwan	
15-8	A Multi-Band Delay-Locked Loop with Fast-Locked and Jitter-Bounded Features	437
	Chien-Hung Kuo, Meng-Feng Lin and Chien-Hung Chen National Taiwan Normal University, Taiwan	

Session 16

RF Amplifiers and VCOs

16-1	A 2.4-GHz CMOS Resistively Degenerated Differential Amplifier Linearized Using Source Coupled Auxiliary FET Pair	441
	Jongsik Kim ¹ , Sangwon Han ¹ , Tae Wook Kim ² , Bo-Eun Kim ³ and Hyunchol Shin ¹ 1) Kwangwoon University, Korea, 2) Yonsei University, Korea, 3) Integrant technologies Inc., Korea	
16-2	A Band-Reject ir-UWB LNA with 20 dB WLAN Suppression in 0.13 μ m CMOS	445
	Sumit Bagga ¹ , Zoubir Irahhauthen ¹ , Wouter A Serdijn ¹ , John R Long ¹ , Hans Pflug ² and John J Pekarik ³ 1) Delft University of Technology, The Netherlands, 2) IMEC-NL, The Netherlands, 3) IBM Microelectronics, USA	
16-3	A Noise-Suppressed Amplifier with a Signal-Nullled Feedback for Wideband Applications	449
	Chin-Fu Li, Shih-Chieh Chou and Po-Chiun Huang National Tsing Hua University, Taiwan	
16-4	A Wideband CMOS Variable Gain Low Noise Amplifier Based on Single-to-Differential Stage for TV Tuner Applications	453
	Kefeng Han ¹ , Liang Zou ¹ , Youchun Liao ² , Hao Min ¹ and Zhangwen Tang ¹ 1) Fudan University, China, 2) Ratio Microelectronics Technology Co., Ltd, China	
16-5	2GHz CMOS Noise Cancellation VCO	457
	Amit Bansal ¹ , Chun-Huat Heng ¹ and Yuan-Jin Zheng ² 1) National University of Singapore, Singapore, 2) Institute of Microelectronics, Singapore	

16-6	SiGe HBT Quadrature VCO Utilizing Trifilar Transformers.....	461
	Jin-Siang Syu ¹ , Chinchun Meng ¹ and Guo-Wei Huang ²	
	<i>1) National Chiao Tung University, Taiwan, 2) National Nano Device Laboratories, Taiwan</i>	
16-7	A 130M to 1GHz Digitally Tunable RF LC-Tracking Filter for CMOS RF receivers.....	465
	Yusuke Kanazawa, Yoshihisa Fujimoto and Kunihiko Iizuka	
	<i>Sharp, Japan</i>	
16-8	A Complex Band-Pass Filter for Low-IF Conversion DAB/T-DMB Tuner with I/Q Mismatch Calibration	469
	Seyeob Kim, Minsu Jeong, Yanggyun Kim, Bonkee Kim, Taeju Lee, Kangho Lee and Bo-Eun Kim	
	<i>Analog Devices, Inc., Korea</i>	

Author Index