

2008 IEEE International High Level Design, Validation and Test Workshop

(HLDVT)

**Incline Village, Nevada, USA
19-21 November 2008**



**IEEE Catalog Number: CFP08HLD-PRT
ISBN: 978-1-4244-2922-6**

2008 IEEE International High Level Design Validation and Test Workshop

Chairs' Welcome Message

Committees

Keynote

Session 1: SOC Verification Methodologies

Positioning Test-Benches and Test-Programs in Interaction-Oriented System-on-Chip Verification 3
 Xiaoxi Xu, Cheng-Chew Lim and Michael Liebelt – Univ. of Adelaide, Australia

A Method for Hunting Bugs that Occur Due to System Conflicts 11
 Daniel Geist and Oded Vaida – Intel Corp., Haifa, Israel

Applications of Decorator and Observer Design Patterns in Functional Verification 18
 Farzin Karimi – Netronome Systems, Inc. – San Jose, CA

Session 2: Test

Test Slice Difference Technique for Low Power Encoding 25
 Wei-Lin Li, Tsung- Tang Chen, Po-Han Wu and Jiann-Chyi Rau – Tamkang Univ., Taiwan R.O.C.

Session 3: Panel – Software Practices for Verification/ Testbench Management 35

Moderator: Shireesh Verma – Conexant Systems, Inc.
 Panelists: Mark Glassar – Mentor Graphics, Inc., Badri Gopalan – Synopsys, Inc., Srinath Atluri – Cisco Systems, Inc., Sharon Rosenberg – Cadence Design Systems, Inc., Valeria Bertacco – Univ. of Michigan

Session 4: Formal Verification

On Dynamic Switching of Navigation for Semi-Formal Design Validation 41
 Ankur Parikh and Michael S. Hsiao – Virginia Tech., Blacksburg, VA

Multi-Level Bounded Model Checking to Detect Bugs Beyond the Bound 49
 Tasuku Nishihara, Takeshi Matsumoto and Masahiro Fujita – Univ. of Tokyo

Proving and Disproving Assertion Rewrite Rules with Automated Theorem Provers 56
 Katell Morin-Allory – TIMA, France, Marc Boulé – McGill Univ., Canada, Dominique Borrione – TIMA, France, Zeljko Zilic – McGill Univ., Canada

Janus: A Novel Use of Formal Verification for Targeted Behavioral Equivalence 64
 Prakash Math and David Hoenig – Intel Corp., Hillsboro, OR, USA

Session 5: Invited Session: On-Chip Instrumentation for Silicon Validation and Debug

In-System Silicon Validation Using a Reconfigurable Platform 73
 Miron Abramovici – DAFCA

On Chip Instrument Application to SoC Analysis 74
 Neal Stollon – HDL Dynamics, Inc.

Session 6: Functional Testing and Verification

Test and Validation of a Non-Deterministic System – True Random Number Generator	77
Kapila Udawatta, Sergey Maidanov, Mehdi Ehsanian and Surya Musunuri – Intel Corp.	
Functional Testing Approaches for “BIFST-able” <i>t/m_fifo</i>	85
Homa Alemzadeh – Univ. of Tehran, Iran, Stefano Di Carlo, Alberto Scionti and Paolo Prinetto – Politecnico di Torino, Italy, Zainalabedin Navabi – Univ. of Tehran, Iran	
IBM System z Functional and Performance Verification Using X-Gen	93
Torsten Schober, Shimon Landa, Bodo Hoppe and Ronny Morad – IBM Corp.	
Timing Verification of Distributed Network Systems at Higher Levels of Abstraction	101
Hassan Hatefi-Ardakani, Amir Masoud Gharehbaghi and Shaahin Hessabi – Sharif Univ. of Technology, Tehran, Iran	

Session 7: Simulation

Temporal Parallel Gate-Level Timing Simulation	111
Dusung Kim and Maciej Ciesielski – Univ. of Massachusetts, Amherst, Kyuho Shim and Seiyang Yang – Pusan National Univ., Busan, Korea	
The Role of Parallel Simulation in Functional Verification	117
Giuseppe Di Guglielmo, Franco Fummi – Univ. of Verona, Italy, Mark Hampton – Certess, France, Graziano Pravadelli and Francesco Stefanni – Univ. of Verona, Italy	
A HW/SW Co-Simulation Framework for the Verification of Multi-CPU Systems	125
Stefano Cordibella, Franco Fummi, Giovanni Perbellini and Davide Quaglia – Univ. of Verona, Italy	

Session 8: Panel – SoC Power Management Implications on Validation and Testing

Moderator: Bhanu Kapoor – Mimasac

Panelists: John Goodenough – ARM, Manuel A d'Abreu – Sandisk Corp., Shireesh Verma – Conexant Systems, Inc., Kaushik Roy – Purdue Univ., Shankar Hemmady – Synopsys, Inc.

Session 9: Special Session: What's So Intelligent about Testbenches?

Organizer: Avi Ziv – IBM Corp.

Automatic Test Generation for Coverage Improvement	141
Chris Wilson – Nusym Technology, Inc.	
Capturing Functional Intent in Intelligent Testbenches	142
Adnan Hamid – Breker Verification Systems	
Why Intelligent Verification Needs Functional Qualification	142
Joerg Grosse – Certess	

Session 10: Coverage and Metrics

Optimized Coverage-Directed Random Simulation	145
Inigo Ugarte and Pablo Sanchez – Univ. of Cantabria, Spain	
Evaluation of an Efficient Control-Oriented Coverage Metric	153
Kiran Ramineni, Shireesh Verma and Ian Harris – Univ. of California, Irvine	

Session 11: Defect and Fault Models and Test

High-Level Vulnerability over Space and Time to Insidious Soft Errors 161
Kenneth Zick and John Hayes – Univ. of Michigan

Automating Defects Simulation and Fault Modeling for SRAMs 169
Stefano Di Carlo, Paolo Prinetto and Alberto Scionti – Politecnico di Torino, Italy, Zaid Al-Ars – Delft Univ. of Technology, The Netherlands

Injecting Intermittent Faults for the Dependability Validation of Commercial Microcontrollers 177
Daniel Gil, Luis J. Saiz, Joaquin Gracia, Juan C. Baraza and Pedro Gil – Univ. Politecnica de Valencia, Spain

Author Index