

JSAP CAT. NO. AP081218
IEEE CAT. NO. CFP08SSD-PRT
ISBN: 978-1-4244-1753-7

**2008 International Conference on Simulation of
Semiconductor Processes and Devices**

SISPAD 2008

September 9-11, 2008

Yumoto Fujiya Hotel, Hakone, Japan

CO-SPONSORED BY

Japan Society of Applied Physics
IEEE Electron Devices Society
Osaka University Global COE Program

"Center for Electronic Device Innovation"

Keio University Global COE Program

"High-Level Global Cooperation for Leading-Edge Platform on Access Spaces"

IN COOPERATION WITH

The Institute of Electronics, Information and Communication Engineers
IEEE EDS Japan Chapter
IEEE EDS Kansai Chapter

TECHNICAL PROGRAM AND CONTENTS

Tuesday, September 9

Session 1: Plenary Session (CONVENTION HALL [HAKONE 東+中(higashi+naka)])

Chairpersons: K. Matsuzawa, *Toshiba Corp.*
T. Grasser, *Technical Univ. Vienna*

9:20	Opening and Welcome Remarks	K. Ishikawa, <i>Renesas Technol. Corp.</i>
9:30	Progress in Biosensor and Bioelectronics Simulations: New Applications for TCAD	A. Hassibi ² , Y. Liu ¹ , and R.W. Dutton ¹
1-1		¹ <i>Stanford Univ. and ²Univ. of Texas, USA</i>1
10:15	Quasi-Ballistic Transport in Nanowire Field-Effect Transistors	G. Baccarani, E. Gnani, A. Gnudi, and S. Reggiani
1-2		<i>Univ. Bologna, Italy</i>5
11:00	Understanding and Engineering of Carrier Transport in Advanced MOS Channels	S. Takagi ^{1,2}
1-3		¹ <i>The Univ. Tokyo and ²MIRAI-AIST, Japan</i>9

11:45 Lunch

Session 2: Fluctuation (CONVENTION HALL [HAKONE 東+中(higashi+naka)])

Chairpersons: M. Ogawa, *Kobe Univ.*
P. Oldiges, *IBM*

13:00	Computational Electronics in the 21st Century: Challenges, Opportunities, Issues (Invited)	M. Lundstrom
2-1		<i>Purdue Univ., USA</i>13
13:30	Full-band and Atomistic Simulation of n- and p-doped Double-gate MOSFETs for the 22nm Technology Node	M. Luisier and G. Klimeck
2-2		<i>Purdue Univ., USA</i>17
13:50	Prediction of Random Dopant Induced Threshold Voltage Fluctuations in NanoCMOS Transistors	D. Reid, C. Millar, G. Roy, S. Roy, R. Sinnott, G. Stewart, G. Stewart, and A. Asenov
2-3		<i>Univ. of Glasgow, UK</i>21
14:10	Impact of Fixed Charge at MOSFETs' SiO₂/Si Interface on V_{th} Variation	A.T. Putra ¹ , T. Tsunomura ² , A. Nishida ² , S. Kamohara ² , K. Takeuchi ² , and T. Hiramoto ^{1,2}
2-4		¹ <i>Univ. of Tokyo and ²MIRAI-SELETE, Japan</i>25
14:30	Ensemble Monte Carlo/Molecular Dynamics Simulation of Electron Mobility in Silicon with Ordered Dopant Arrays	T. Terunuma ¹ , T. Watanabe ¹ , T. Shinada ¹ , Y. Kamakura ² , K. Taniguchi ² , and I. Ohdomari ¹
2-5		¹ <i>Waseda Univ. and ²Osaka Univ., Japan</i>29

14:50	Monte Carlo Investigation of Potential Fluctuation in 3D Device Structure	
2-6	Y. Ohkura, C. Suzuki, N. Mise, T. Matsuki, T. Eimori, and M. Nakamura <i>Semicon. Leading Edge Technologies, Inc., Japan</i>	33

15:10 Break

Session 3: Memory (CONVENTION HALL [HAKONE 東+中(higashi+naka)])

Chairpersons: Y. Ohkura, *Selete*
Y.-K. Park, *Samsung*

15:30	Full 3D String-Level Simulation of NAND Flash Device	
3-1	U.-H. Kwon, M. Nakamura, Y. Ohkura, H. Ishikawa, and Y. Ohji <i>Semicon. Leading Edge Technologies, Inc., Japan</i>	37
15:50	Evaluating the Effects of Physical Mechanisms on the Program, Erase and Retention in the Charge Trapping Memory	
3-2	Y.C. Song ¹ , X.Y. Liu ¹ , Z.Y. Wang ¹ , K. Zhao ¹ , G. Du ¹ , J.F. Kang ¹ , R.Q. Han ¹ , Z.L. Xia ² , D. Kim ² , and K.-H. Lee ² ¹ <i>Peking Univ., China</i> and ² <i>Samsung Electronics Co. Ltd., Korea</i>	41
16:10	Transient Device Simulation of Trap-Assisted Leakage in Non-Volatile Memory Cell	
3-3	H. Watanabe <i>Toshiba Corp., Japan</i>	45
16:30	Modeling the V_{TH} Fluctuations in Nanoscale Floating Gate Memories	
3-4	A. Calderoni, P. Fantini, A. Ghetti, and A. Marmiroli <i>Numonyx, Italy</i>	49
16:50	Micro Magnetic Simulation of Write Error Probability in STT-MRAM	
3-5	K. Kawabata, M. Tanizawa, K. Ishikawa, and Y. Inoue <i>Renesas Technol. Corp., Japan</i>	53
17:10	Phase-Change Memory Simulations Using an Analytical Phase Space Model	
3-6	B. Schmithusen ¹ , P. Tikhomirov ¹ , and E. Lyumkis ² ¹ <i>Synopsys Switzerland LLC, Switzerland</i> and ² <i>Synopsys Inc., USA</i>	57

18:00 Reception (CONVENTION HALL [HAKONE 西(nishi)])

Wednesday, September 10

Session 4: Noise and Reliability (CONVENTION HALL [HAKONE 中(naka)])

Chairpersons: T. Ezaki, *Hiroshima Univ.*
C. Mouli, *Micron Semiconductor*

10:00	A Unified Approach for the Reliability Modeling of MOSFETs (Invited)	
4-1	C.-K. Baek ¹ , S.W. Choi ¹ , H.-H. Park ¹ , J.-M. Woo ¹ , S.-M. Hong ² , C.H. Park ³ , and Y.J. Park ¹ ¹ <i>Seoul National Univ., Korea</i> , ² <i>Bundeswehr Univ., Germany</i> , and ³ <i>Kwangwoon Univ., Korea</i>	61
10:30	Modeling Bias Temperature Instability During Stress and Recovery	
4-2	T. Grasser ¹ , W. Goes ¹ , and B. Kaczer ² ¹ <i>TU Wien, Austria</i> and ² <i>IMEC, Leuven, Belgium</i>	65
10:50	Level Shifts and Gate Interfaces as Vital Ingredients in Modeling of Charge Trapping	
4-3	W. Goes, M. Karner, S. Tyaginov, P. Hehenberger, and T. Grasser <i>TU Wien, Austria</i>	69
11:10	Investigation of Noise in Silicon Nanowire Transistors through Quantum Simulations	
4-4	H.-H. Park ¹ , S. Jin ² , S.Y. Park ¹ , H.S. Min ¹ and, Y.J. Park ¹ ¹ <i>Seoul National Univ., Korea</i> and ² <i>Synopsys Inc., USA</i>	73
11:30	Statistical Analysis of Random Telegraph Noise in CMOS Image Sensors	
4-5	J.-M. Woo ¹ , H.-H. Park ¹ , S.-M. Hong ² , C.H. Park ³ , H.S. Min ¹ , and Y.J. Park ¹ ¹ <i>Seoul National Univ., Korea</i> , ² <i>Bundeswehr Univ., Germany</i> , and ³ <i>Kwangwoon Univ., Korea</i>	77

Session 5: New Function Device (CONVENTION HALL [HAKONE 東(higashi)])

Chairpersons: K. Fukuda, *Oki Electric Ind. Co., Ltd.*
N. Nakano, *Keio Univ.*

10:30	Numerical Study of Carbon Nanotube Infra-Red Photo-Detectors	
5-1	M. Pourfath and H. Kosina <i>TU Wien, Austria</i>	81
10:50	Self-Consistent Simulation of Schottky Barrier SpinFET	
5-2	J. Liu, G. Du, J. Cao, Y. Wang, J.F. Kang, R. Han, and X. Liu <i>Peking Univ., China</i>	85
11:10	Interpretation of Laser Absorption Measurements on 4H-SiC Bipolar Diodes by Numerical Simulation	
5-3	D. Werber and G. Wachutka <i>Munich Univ. of Technol., Germany</i>	89
11:30	Numerical Modeling of a Deoxyribonucleic Acid Microassay: Carbon Nanotube Thin Film Transistor Sensor	
5-4	A. Akturk ¹ , N. Goldsman ¹ , H. Pandana ¹ , R. Gomez ¹ , and J. Khan ² ¹ <i>Univ. of Maryland</i> and ² <i>National Institutes of Health, USA</i>	93

11:50 Lunch

Session 6: Performance Booster (CONVENTION HALL [HAKONE 中(naka)])

Chairpersons: M. Kimura, *Sony*
T. Krishnamohan, *Stanford Univ. and Intel Corp.*

13:30 6-1	Band-engineering of Novel Channel Materials for High Performance Nanoscale MOSFETs (Invited) T. Krishnamohan <i>Stanford Univ. and Intel Corp., USA</i>	97
14:00 6-2	Performance Evaluation of Uniaxial- and Biaxial-Strained In_(x)Ga_(1-x)As NMOS DGFETs D. Kim ¹ , T. Krishnamohan ^{1,2} , and K.C. Saraswat ¹ ¹ <i>Stanford Univ. and ²Intel Corp., USA</i>	101
14:20 6-3	Transport Masses in Strained Silicon MOSFETs with Different Channel Orientations D. Rideau, M. Feraille, M. Michailat, C. Tavernier, and H. Jaouen <i>STMicroelectronics, France</i>	105

14:40 Break

15:00 6-4	Study of Stress Effect on Replacement Gate Technology with Compressive Stress Liner and eSiGe for pFETs S. Yamakawa ¹ , S. Mayuzumi ¹ , J. Wang ¹ , Y. Tateshita ¹ , H. Wakabayashi ¹ , T. Ohno ¹ , H. Ansai ¹ , D. Kosemura ² , M. Takei ² , and A. Ogura ² ¹ <i>SONY Corp. and ²Meiji Univ., Japan</i>	109
15:20 6-5	Source/Drain Engineering for High-Performance deep sub-100nm Ge-pMOSFETs using Full-Band Monte Carlo Simulation H. Takeda ¹ , T. Ikezawa ² , M. Kawada ² , and M. Hane ¹ ¹ <i>NEC Electronics Corp. and ²NEC Informatec Systems, Ltd., Japan</i>	113
15:40 6-6	Progress in Modeling of SMT “Stress Memorization Technique” and Prediction of Stress Enhancement by a Novel PMOS SMT Process X. Wang and J. Wu <i>Texas Instruments Inc., USA</i>	117
16:00 6-7	Impact of Inhomogeneous Strain on the Valence Band Structures of Ge-Si Core-Shell Nanowires Y. He, C. Fan, Y.N. Zhao, G. Du, X.Y. Liu, and R. Han <i>Peking Univ., China</i>	121

16:30-18:30 Poster Session (CONVENTION HALL [HAKONE 東(higashi)])

P-1	Is Dual Gate Device Structure Better From Thermal Perspective? S.M. Goodnick ¹ , D. Vasileska ¹ , and K. Raleva ² ¹ <i>Arizona State Univ., USA and ²Univ. Cyril and Metodi, Republic of Macedonia</i>	125
P-2	Consistent Higher-Order Transport Models for SOI MOSFETs M. Vasicek, J. Cervenka, M. Karner, and T. Grasser <i>TU Wien, Austria</i>	129

P-3	An Analytical 2D Current Model of Double-Gate Schottky-Barrier MOSFETs Y.N. Zhao, G. Du, J.F. Kang, X.Y. Liu, and R. Han <i>Peking Univ., China</i>	133
P-4	Analytical Model for Point and Line Tunneling in a Tunnel Field-Effect Transistor W.G. Vandenberghe ^{1,2} , A.S. Verhulst ^{1,2} , G. Groeseneken ^{1,2} , B. Sorée ² , and W. Magnus ^{2,3} ¹ <i>K.U.Leuven, 2IMEC, and 3Univ. Antwerpen, Belgium</i>	137
P-5	Ultra High Performance Insulator Channel Transistor D. Zhang ¹ , M. Ferrier ¹ , P. Griffin ¹ , T. Skotnicki ² , and Y. Nishi ¹ ¹ <i>Stanford Univ., USA and 2ST Microelectronics, France</i>	141
P-6	Mobility Enhancement in Thin Silicon Films: Strain and Thickness Dependences of the Effective Masses and Non-Parabolicity Parameter V. Sverdlov, T. Windbacher, and S. Selberherr <i>TU Wien, Austria</i>	145
P-7	Strain Effects on Ballistic Current in Ultrathin DG SOI MOSFETs H. Minari and N. Mori <i>Osaka Univ., Japan</i>	149
P-8	3D Monte Carlo Simulation of Tri-Gate MOSFETs Using Tetrahedral Finite Elements M. Aldegunde ¹ , A.J. García-Loureiro ¹ , A. Martínez ² , and K. Kalna ² ¹ <i>Univ. de Santiago de Compostela, Spain and 2Univ. of Glasgow, UK</i>	153
P-9	A Complete Charge Based Compact Model for Silicon Nanowire FETs including Doping and Advanced Physical Effects F. Liu ^{1,2} , J. He ^{1,2} , L. Zhang ² , J. Zhang ² , J. Hu ² , X. Zhang ^{1,2} , and M. Chan ³ ¹ <i>Peking Univ. Shenzhen Graduate School, 2Peking Univ., and 3The Hong Kong Univ. of Science & Technol., China</i>	157
P-10	Simulation of Self Gating Effect of a Liquid Gate Carbon Nanotube Field Effect Transistor G.S. Choe, D.W. Kim, J.-H. Cheon, S.M. Seo, and Y.J. Park <i>Seoul National Univ., Korea</i>	161
P-11	Comparative Simulation Study of GNR-FETs using EHT- and TB-Based NEGF M. Zhang, Q. Ran, X. Guan, J. Zhang, Y. Wang, and Z. Yu <i>Tsinghua Univ., China</i>	165
P-12	Simulation of Single and Multi-Layer Graphene Field-Effect Devices M.G. Ancona <i>Naval Res. Lab, USA</i>	169
P-13	Unusually Strong Temperature Dependence of Graphene Electron Mobility A. Akturk and N. Goldsman <i>Univ. of Maryland, USA</i>	173
P-14	Electronic and Transport Properties of GaN/AlGaN Quantum Dot-Based p-i-n Diodes F. Sacconi, G. Romano, G. Penazzi, M. Povolotskyi, M. Auf der Maur, A. Pecchia, and A. Di Carlo <i>Univ. of Rome "Tor Vergata", Italy</i>	177
P-15	Effects of Quantum Confinement on Interface Trap Occupation in 4H-SiC MOSFETs S. Potbhare ¹ , A. Akturk ¹ , N. Goldsman ¹ , and A. Lelis ² ¹ <i>Univ. of Maryland and 2U.S. Army Res. Lab., USA</i>	181

P-16	Analysis and Modeling of Capacitance-Voltage Characteristics of Poly-Si TFTs using Device Simulation	H. Tsuji, T. Kuzuoka, Y. Kamakura, and K. Taniguchi	Osaka Univ., Japan.....185
P-17	Organic Thin-Film Transistors Modeling; Simulation and Design of a Fully Organic AMOLED Pixel Circuit	O. Yaghmazadeh¹, Y. Bonnassieux¹, G. Horowitz², B. Geffroy³, D. Tondelier³, and A. Saboundji¹	¹Ecole Polytechnique, ²Université Paris-Diderot, and ³Ecole Polytechnique, France.....189
P-18	Simulation of Field-Effect Biosensors (BioFETs)	T. Windbacher¹, V. Sverdlov¹, S. Selberherr¹, C. Heitzinger², N. Mauser², and C. Ringhofer³	¹TU Wien, ²Univ. of Vienna, Austria, and ³Arizona State Univ., USA.....193
P-19	Effect of Contacts on Terahertz Plasma Resonances in Two-Dimensional Electron Systems	A. Satou¹, V. Ryzhii¹, N. Vagidov², V. Mitin², and T. Otsuji³	¹Univ. of Aizu, Japan, ²Univ. at Buffalo, USA, and ³Tohoku Univ., Japan.....197
P-20	Numerical Modeling and Design of Single Photon Counter 4H-SiC Avalanche Photodiodes	A. Akturk^{1,2}, N. Goldsman^{1,2}, S. Aslam³, J. Sigwarth³, and F. Herrero³	¹Univ. of Maryland, ²CoolCAD Electronics, and ³NASA Goddard Space Flight Center, USA.....201
P-21	Emission Efficiency Dependence on the Tilted Angle of Nanogaps in Surface Conduction Electron-Emitter	Y. Li¹, Y.-T. Kuo¹, H.-W. Cheng¹, T.-C. Yeh¹, H.-Y. Lo¹, M.-T. Chiang², and C.-N. Mo²	¹National Chiao Tung Univ. and ²Chunghwa Picture Tubes, Ltd., Taiwan.....205
P-22	Reduction of Discrete-Dopant-Induced High-Frequency Characteristic Fluctuations in Nanoscale CMOS Circuit	Y. Li, C.-H. Hwang, T.-C. Yeh, H.-M. Huang, T.-Y. Li, and H.-W. Cheng	National Chiao Tung Univ., Taiwan.....209
P-23	Effect of Random Impurities on Transport Characteristics of Nano-Scale MOSFET	G. Mil'nikov¹, N. Mori¹, Y. Kamakura¹, and T. Ezaki²	¹Osaka Univ. and ²Hiroshima Univ., Japan.....213
P-24	Effects of Wavefunction Modulation on Electron Transport in Ultrathin-Body DG MOSFETs	N. Mori and H. Minari	Osaka Univ., Japan.....217
P-25	Analysis of Direct Tunneling Current from Quasi-Bound States in n-MOSFET Based on Non-Equilibrium Green's Function	S. Muraoka, S. Souma, and M. Ogawa	Kobe Univ., Japan.....221
P-26	Study on the Optimized Design of Nanowire Tunneling Transistors including Quantum Effects	A. Heigl and G. Wachutka	TU München, Germany.....225
P-27	Band Calculation for the Hexagonal and FCC Chalcogenide $\text{Ge}_2\text{Sb}_2\text{Te}_5$	E. Piccinini^{1,3}, T. Tsafack¹, F. Buscemi^{1,3}, R. Brunetti^{2,3}, M. Rudan¹, and C. Jacoboni^{2,3}	¹Univ. of Bologna, ²Univ. of Modena and Reggio Emilia, and ³CNR-INFM National Center on nanoStructures and bioSystems at Surfaces (S³), Italy.....229

P-28	First-Principles Calculations for Effects of Fluorine Impurity in GaN	
J. Lu, M. Gao, J. Zhang, Y. Wang, and Z. Yu <i>Tsinghua Univ., China.....</i>	233	
P-29	Analysis of Electromigration in Redundant Vias	
R.L. de Orio ¹ , H. Ceric ¹ , S. Carniello ² , and S. Selberherr ¹ ¹ <i>TU Wien and²Schloss Premstätten, Austria.....</i>	237	
P-30	Analysis of Microstructure Impact on Electromigration	
H. Ceric, R.L. de Orio, J. Cervenka, and S. Selberherr <i>TU Wien, Austria.....</i>	241	
P-31	3-D Stress Simulation using Simple Quasi-Models of Gate Oxidation and Silicidation	
M. Fujinaga ¹ , T. Yamauchi ¹ , S. Kamohara ² , and A. Nishida ² ¹ <i>TCAD International Inc. and²Semicon. Leading Edge Technol. Corp. (Selete-MIRAI) , Japan.....</i>	245	
P-32	Ion Implantation Model for Channeling through Multi-Layers	
T. Yamanaka ¹ , M. Mochizuki ² , H. Hayashi ² , K. Fukuda ² , K. Sasaki ³ , Y. Doi ³ , H.D. Nguyen ⁴ , and K. Nishi ¹ ¹ <i>Kinki Univ. Tech. Col.,²Oki Electric Ind. Co. Ltd.,³Miyazaki Oki Electric Co. Ltd., and⁴Kinki Univ. Japan.....</i>	249	
P-33	Analytical Model and Monte Carlo Simulations for Phosphorus Implantation in Germanium including Ion Channeling	
G. Hellings ^{1,2} , G. Eneman ^{1,2} , M. Meuris ¹ , and K. De Meyer ^{1,2} ¹ <i>Interuniversity Microelectronics Center (IMEC) and²Univ. of Leuven, Belgium.....</i>	253	
P-34	A Highly Effective and Efficient Cost-Function-Reduction Method for Inverse Lithography Technique	
J. Zhang ¹ , M.-C. Tsai ² , W. Xiong ¹ , Y. Wang ¹ , and Z. Yu ¹ ¹ <i>Tsinghua Univ., China and²Synopsys Inc., USA.....</i>	257	
P-35	Convergence Properties of Density Gradient Quantum Corrections in 3D Ensemble Monte Carlo Simulations	
C. Riddet and A. Asenov <i>Univ. of Glasgow, UK.....</i>	261	
P-36	A Robust Parallel Delaunay Mesh Generation Approach Suitable for Three-Dimensional TCAD	
F. Stimpfl, R. Heinzl, P. Schwaha, and S. Selberherr <i>TU Wien, Austria.....</i>	265	
P-37	Operational PRAM Analysis with PVT Variations Using Process-Aware Compact Model	
Y.T. Kim, Y.G. Kim, G.Y. Yang, K.H. Lee, H. Horii, H.G. An, J.H. Kong, K.J. Lee, M.H. Park, Y.K. Park, and M.H. Yoo <i>Samsung Electronics Co., Ltd., Korea.....</i>	269	
P-38	A Surface Potential Model for Bulk MOSFET which Accurately Reflects Channel Doping Profile Expelling Fitting Parameters	
H. Sakamoto, K. Watanabe, H. Arimoto, M. Tanizawa, and S. Kumashiro <i>MIRAI-Selete, Japan.....</i>	273	

Thursday, September 11

Session 7: Transport and Mobility (CONVENTION HALL [HAKONE 中(naka)])

Chairpersons: Y. Kamakura, *Osaka Univ.*
M.D. Profirescu, *Univ. Politehnica of Bucharest*

9:20	Wigner Monte Carlo Approach to Quantum Transport in Nanodevices (Invited)	
7-1	P. Dollfus, D. Querlioz, J. Saint-Martin, V.-N. Do, and A. Bournel <i>Univ. Paris-Sud, France</i>	277
9:50	Three-Dimensional Quantum Transport Simulation of Si-Nanowire Transistors Based on Wigner Function Model	
7-2	Y. Yamada and H. Tsuchiya <i>Kobe Univ., Japan</i>	281
10:10	Phonon Transport in Electronic Devices: From Diffusive to Ballistic Regime	
7-3	B. Thouy, J.P. Mazellier, J.C. Barbé, and G. Le Carval <i>CEA-LETI MINATEC, France</i>	285
10:30	A Theoretical Study of Electron Mobility Reduction due to Acoustic Phonon Modulation in a Free-Standing Semiconductor Nanowire	
7-4	J. Hattori ^{1,3} , S. Uno ^{1,3} , N. Mori ² , and K. Nakazato ^{1,3} ¹ <i>Nagoya Univ.</i> , ² <i>Osaka Univ.</i> , and ³ <i>SORST JST, Japan</i>	289

10:50 Break

11:10	A Deterministic Boltzmann Equation Solver for Two-Dimensional Semiconductor Devices	
7-5	S.-M. Hong ¹ , C. Jungemann ¹ , and M. Bollhöfer ² ¹ <i>Bundeswehr Univ.</i> and ² <i>TU Braunschweig, Germany</i>	293
11:30	Coupling the Monte-Carlo Method with Semi-Analytical Solutions of the Boltzmann Transport Equation	
7-6	S.C. Brugger ¹ , V. Peikert ² , and A. Schenk ² ¹ <i>Numerical Solutions GmbH</i> and ² <i>ETH Zurich, Switzerland</i>	297
11:50	2D Simulation of Gate Currents in MOSFETs: Comparison between <i>S-Device</i> and the Quantum Mechanical Simulator <i>GreenSolver</i>	
7-7	A. Schenk ¹ and M. Luisier ² ¹ <i>ETH Zurich, Switzerland</i> and ² <i>Purdue Univ., USA</i>	301
12:10	Modulated Exchange and Gate Oxide Thickness Effects on Surface Roughness Limited Mobility	
7-8	S. Wakahara <i>Renesas Technol. Corp., Japan</i>	305

Session 8: Device Design (CONVENTION HALL [HAKONE 東(higashi)])

Chairpersons: S. Dunham, *Univ. of Washington*
M. Hane, *NEC Electronics Corp.*

9:50	Device Scaling of High Performance MOSFET with Metal Gate High-K at 32nm Technology Node and Beyond	
8-1	X. Wang ¹ , G. Shahidi ² , P. Oldiges ¹ , and M. Khare ¹	

¹IBM Semicon. Research and Development Center and ²IBM T.J. Watson Research Center,
USA.....309

- 10:10 **Air-Spacer Self-Aligned Contact MOSFET for Future Dense Memories**
8-2 J. Park and C. Hu
Univ. of California, USA.....313
- 10:30 **Advanced Annealing Strategies for the 32 nm node**
8-3 C. Kampen¹, A. Martinez-Limia¹, P. Pichler^{1,2}, A. Burenkov¹, J. Lorenz¹, and H. Ryssel^{2,1}
¹Fraunhofer Inst. of Integrated Systems and Device Technol. (IISB) and ²Univ. of Erlangen-Nuremberg, Germany.....317

10:50 Break

- 11:10 **Monte Carlo Simulation of Cu-Resistivity**
8-4 Z.Y. Wang, G. Du, J.F. Kang, X.Y. Liu, and R. Han
Peking Univ., China.....321
- 11:30 **Three-Dimensional Topography Simulation Using Advanced Level Set and Ray Tracing Methods**
8-5 O. Ertl and S. Selberherr
TU Wien, Austria.....325
- 11:50 **Atomistic Approach for Boron Transient Enhanced Diffusion and Clustering**
8-6 A. Mauri¹, L. Laurin², F. Montalenti², and A. Benvenuti¹
¹STMicroelectronics and ²Univ. of Milano, Italy.....329
- 12:10 **Atomistic Modeling of Dopant Diffusion and Segregation in Strained SiGeC**
8-7 S.T. Dunham, H.-W. Guo, C. Ahn, and J. Song
Univ. of Washington, USA.....333

12:30 Lunch

Session 9: Quantum Transport (CONVENTION HALL [HAKONE 中(naka)])

Chairpersons: N. Mori, *Osaka Univ.*
G. Wachutka, *Technische Univ. Muenchen*

- 14:00 **2D/3D NEGF Modeling of the Impact of Random Dopants/Dopant Aggregation in Silicon Nano-Transistors (Invited)**
9-1 J.R. Barker
Univ. of Glasgow, UK.....337
- 14:30 **Simulation of Impurities with an Attractive Potential in Fully 3-D Real-Space Non-Equilibrium Green's Function Quantum Transport Simulations**
9-2 A. Martinez¹, J.R. Barker¹, A.R. Brown¹, N. Seoane², and A. Asenov¹
¹Univ. of Glasgow, UK and ²Univ. Santiago de Compostela, Spain.....341
- 14:50 **Coupling of Non-Equilibrium Green's Function and Wigner Function Approaches**
9-3 O. Baumgartner, P. Schwaha, M. Karner, M. Nedjalkov, and S. Selberherr
TU Wien, Austria.....345

15:10 Break

15:30 9-4	A Self-Consistent Calculation of Band Structure in Silicon Nanowires Using a Tight-Binding Model	E. Sarrazin ¹ , S. Barraud ¹ , F. Triozon ¹ , and A. Bournel ² ¹ <i>CEA/LETI-Minatec</i> and ² <i>Univ. Paris-Sud, France</i>	349
15:50 9-5	Modeling of High-k-Metal-Gate-Stacks Using the Non-Equilibrium Green's Function Formalism	O. Baumgartner, M. Karner, and H. Kosina <i>TU Wien, Austria</i>	353
16:10 9-6	Effect of Interface Characteristics of W/HfO_{2±x} on Electronic Reliability : Quantum Chemical Molecular Dynamics Study	K. Suzuki, T. Inoue, and H. Miura <i>Tohoku Univ., Japan</i>	357
16:30 9-7	Physics of Tunneling from a Macroscopic Perspective	M.G. Ancona ¹ and A. Svizhenko ² ¹ <i>Naval Res. Lab</i> and ² <i>Silvaco Data Systems, Inc., USA</i>	361

Session 10: Circuit Simulation (CONVENTION HALL [HAKONE 東(higashi)])

Chairpersons: K. Ishikawa, *Renesas Technol. Corp.*
V. Axelrad, *Sequoia Design System*.

14:30 10-1	Synthetic Soft Error Rate Simulation Considering Neutron-induced Single Event Transient from Transistor to LSI-chip level	M. Hane, H. Nakamura, K. Tanaka, K. Watanabe, Y. Tosaka, K. Ishikawa, and S. Kumashiro <i>MIRAI-SELETE, Japan</i>	365
14:50 10-2	Analysis of Temperature and Process Variation Effects on Photo Sensor Circuits Using Device/Circuit Mixed-Mode Simulations	M. Mochizuki, H. Hayashi, T. Chiba, and K. Fukuda <i>Oki Electric Ind. Co., Ltd., Japan</i>	369

15:10 Break

15:30 10-3	A Surface Potential Based Poly-Si TFT Model for Circuit Simulation	S. Miyano ¹ , Y. Shimizu ¹ , T. Murakami ² , and M. Miura-Mattausch ² ¹ <i>Advanced LCD Technologies Development Center Co. Ltd.</i> and ² <i>Hiroshima Univ., Japan</i>	373
15:50 10-4	A New Unified Compact Model for Quasi-Ballistic Transport: Application to the Analysis of Circuit Performances of a Double-Gate Architecture	S. Martinie ^{1,2} , D. Munteanu ² , G. Le Carval ¹ , and J.L. Autran ^{2,3} ¹ <i>CEA-LETI MINATEC</i> , ² <i>IM2NP-CNRS</i> , and ³ <i>Univ. Inst. of France (IUF), France</i>	377
16:10 10-5	Non-Quasi-Static Carrier Dynamics of MOSFETs under Low-Voltage Operation	M. Miyake ¹ , D. Hori ¹ , N. Sadachika ¹ , U. Feldmann ¹ , M. Miura-Mattausch ¹ , H.J. Mattausch ¹ , T. Iizuka ² , K. Matsuzawa ² , Y. Sahara ² , T. Hoshida ² , and T. Tsukada ² ¹ <i>Hiroshima Univ.</i> and ² <i>Semicon. Technol. Academic Res. Center, Japan</i>	381