

# **PROCEEDINGS**

## **IEEE International SOC Conference**

**September 17-20, 2008  
Radisson Newport Beach  
Newport Beach, CA**

The SOC Conference is sponsored by the IEEE Circuits and Systems Society

## TABLE OF CONTENTS

### WA1: Plenary Session

Conference Chair: Thanh Tran, *Texas Instruments*

Program Chair: Thomas Buechner, *IBM Corp.*

- WA1.1** **Keynote Presentation: SOC Challenges in the Terabit Networks Era,** 3  
Nick Ilyadis, *VP and CTO of Enterprise Networking Group,*  
*Broadcom Corporation*
- WA1.2** **Plenary Presentation: Future Trends in PC Computing and their** 4  
**Implications to SoC**  
Alexander D. Peleg, *Vice President, Mobility Group and*  
*Director, Intel Architecture Strategic and Platform Planning,*  
*Intel Corporation*
- WA1.3** **Plenary Presentation: Surfing the iSoC Multitechnology Platform:** 5  
**Volumetric Growth beyond Moore's Law**  
Kamran Eshraghian, *Founder and President, Eshraghian Laboratories Pty*  
*Ltd.*

### WA2: Embedded Systems and Multicore Architectures

Chair: Norbert Schuhmann, *Fraunhofer IIS, Germany*

- WA2.1** **Energy-Optimal Signaling and Ordering of Bits for Area-Constrained** 9  
**Interconnects,** *Sharath Jayaprakash and Nihar Mahapatra, Michigan State*  
*University*
- WA2.2** **A Unified Power Measurement and Management Platform for** 13  
**Pipelined MPSoC Executions,** *Sungkwan Ku, HanSam Jung and Ki-Seok*  
*Chung, Hanyang University, Korea*
- WA2.3** **Partitioned Reuse Cache For Energy-Efficient Soft-Error Protection of** 17  
**Functional Units,** *Kaushal Gandhi and Nihar Mahapatra, Michigan State*  
*University*
- WA2.4** **The Role of Interconnects in the Performance Scalability of Multicore** 21  
**Architectures,** *Jiangjiang Liu<sup>1</sup> and Nihar Mahapatra<sup>2</sup>, <sup>1</sup>Lamar University*  
*and <sup>2</sup>Michigan State University*

### WB2: System Level Design

Chair: Emrah Acar, *IBM*

Co-chair: Kaijian Shi, *Synopsys*

- WB2.1** **ILP-based Scheme for Timing Variation-aware Scheduling and** 27  
**Resource Binding,** *Yibo Chen, Jin Ouyang and Yuan Xie, Pennsylvania*  
*State University*
- WB2.2** **Exploiting Loop-Level Parallelism on Multi-Core Architectures for the** 31  
**WiMAX Physical Layer,** *Ying Yi, Wei Han, Adam Major, Ahmet T.*  
*Erdogan and Tughrul Arslan, University of Edinburgh, UK*

**WB2.3 Extensible Software Emulator for Reconfigurable Instruction Cell Based Processors, Mark Muir<sup>1,3</sup>, Iain Lindsay<sup>1</sup>, Tughrul Arslan<sup>1,2,3</sup>, Ioannis Nousias<sup>1,3</sup>, Sami Khawam<sup>3</sup>, Mark Milward<sup>3</sup>, Nazish Aslam<sup>2,3</sup>, and Adam Major<sup>1,3</sup>, University of Edinburgh, UK, System Level Integration, and Spiral Gateway** 35

**WB2.4 MRPSIM: A TLM Based Simulation Tool for MPSoCs Targeting Dynamically Reconfigurable Processors, Wei Han, Ying Yi, Mark Muir, Ioannis Nousias, Tughrul Arslan and Ahmet Erdogan, University of Edinburgh, UK** 41

### **WA3: Signal Integrity**

Chair: Radu Secareanu, Freescale

Co-chair: Danella Zhao, UL Lafayette

**WA3.1 Pseudo-Random Clocking to Enhance Signal Integrity, Selcuk Kose, Emre Salman, Zeljko Ignjatovic and Eby G. Friedman, University of Rochester** 47

**WA3.2 Nanoscale On-Chip Decoupling Capacitors, Mikhail Popovich and Eby Friedman\*, Qualcomm, Inc. and \*University of Rochester** 51

**WA3.3 Built-In Functional Tests for Fast Validation of a 40Gbps Coherent Optical Receiver SoC ASIC, Yuejian Wu, Sandy Thomson, Han Sun, Chandra Bontu and Eric Hall, Nortel** 55

**WA3.4 A Multi-Wire Error Correction Scheme for Reliable and Energy Efficient SoC Links using Hamming Product Codes, Bo Fu and Paul Ampadu, University of Rochester** 59

### **WB3: Network on Chip**

Chair: Maurizio Palesi, University of Catania, Italy

Co-Chair: Sao-Jie Chen, NTU, Taiwan

**WB3.1 Fluidity Concept for NoC: A Congestion Avoidance and Relief Routing Scheme, Ying-Cherng Lan, Michael Chin Chen<sup>1</sup>, Alan P. Su<sup>2</sup>, Yu-Hen Hu<sup>3</sup> and Sao-Jie Chen<sup>1</sup>, <sup>1</sup>National Taiwan University, <sup>2</sup>Springsoft Inc. and <sup>3</sup>University of Wisconsin, Madison** 65

**WB3.2 Configurable Error Correction for Multi-Wire Errors in Switch-to-Switch SoC Links, Qiaoyan Yu and Paul Ampadu, University of Rochester** 71

**WB3.3 Guaranteeing QoS with the Pipelined Multi-Channel Central Caching NoC Communication Architecture, Azeez Sanusi, Nan Wang and Magdy Bayoumi, University of Louisiana at Lafayette** 75

**WB3.4 Energy Minimization using a Greedy Randomized Heuristic for the Voltage Assignment Problem in NoC, Pavel Ghosh and Arunabha Sen, Arizona State University** 79

## POSTER SESSION

Chair: *Thomas Büchner, IBM*

Co-chair: *Andrew Marshall, TI*

P.1	<b>Composability in the Time-Triggered System-on-Chip Architecture,</b> <i>Hermann Kopetz, Christian El Salloum, Bernhard Huber, Roman Obermaisser and Christian Paukovits, Vienna University of Technology, Austria</i>	87
P.2	<b>A Systematic Approach to Synthesis of Verification Te suites for Modular SoC Designs,</b> <i>Sudhakar Surendran<sup>1</sup>, Rubin Parekhji<sup>1</sup> and R Govindarajan<sup>2</sup>, <sup>1</sup>Texas Instruments and <sup>2</sup>Indian Institute of Science, India</i>	91
P.3	<b>A 300-mV 36-uW Multiphase Dual Digital Clock Output Generator with Self-Calibration,</b> <i>Ming-Hung Chang, Li-Pu Chuang, I-Ming Chang and Wei Hwang, National Chiao-Tung University, Taiwan</i>	97
P.4	<b>A Resistance Deviation-to-Time Interval Converter for Resistive Sensors,</b> <i>Ji-Man Park and Sung-ik Jun, ETRI, Korea</i>	101
P.5	<b>Design Methodology for HD Photo Compression Algorithm Targeting a FPGA,</b> <i>Seth Groder and Kenneth Hsu, Rochester Institute of Technology</i>	105
P.6	<b>Design of Low Flicker Noise Active CMOS Mixer,</b> <i>Shao-Min Hsu, Yuyu Chang and John Choma, University of Southern California</i>	109
P.7	<b>65nm Sub-Threshold 11t-SRAM for Ultra Low Voltage Applications,</b> <i>Farshad Moradi<sup>1</sup>, Dag. T. Wisland<sup>1</sup>, Snorre Aunet<sup>1</sup>, Hamid Mahmoodi, and Tuan Vu Cao<sup>1</sup>, <sup>1</sup>University of Oslo, Norway, and <sup>2</sup>San Francisco State University</i>	113
P.8	<b>Evaluation Of Contrast Limited Adaptive Histogram Equalisation (CLAHE) Enhancement on a FPGA,</b> <i>Phillip David Ferguson<sup>1</sup>, Tughrul Arslan<sup>2</sup>, Ahmet Erdogan<sup>2</sup> and Andrew Parmley<sup>3</sup>, <sup>1</sup>Institute Of System Level Integration, UK, <sup>2</sup>University of Edinburgh, UK <sup>3</sup>Thales Optronics Ltd., UK</i>	119
P.9	<b>Novel Start-Up Circuit with Enhanced Power-Up Characteristic for Bandgap References,</b> <i>Tuan Vu Cao<sup>1</sup>, Dag T. Wisland<sup>1</sup>, Tor Sverre Lande<sup>1</sup>, Farshad Moradi<sup>1</sup> and Young Hee Kim<sup>2</sup>, <sup>1</sup>University of Oslo, Norway, and <sup>2</sup>Changwon National University, South Korea</i>	123
P.10	<b>Unification of Obstacle-Avoiding Rectilinear Steiner Tree Construction,</b> <i>Iris Hui-Ru Jiang, Shung-Wei Lin and Yen-Ting Yu, National Chiao Tung University, Taiwan</i>	127
P.11	<b>Analysis of Retention Time under Multi-configuration on a DORGA,</b> <i>Daisaku Seto and Minoru Watanabe, Shizuoka University, Japan</i>	131
P.12	<b>Performance Evaluation of a FFT Using Adaptive Clocking,</b> <i>Hanni Bagnordi and Mabo Ito, University of British Columbia, Canada</i>	135

P.13	<b>A Comparator-based Switched-capacitor Integrator Using a New Charge Control Circuit, Farhad Alibeygi Parsan and Ahmad Ayatollahi, Iran University of Science and Technology</b>	139
P.14	<b>Area Efficient Delay-Insensitive and Differential Current Sensing On-Chip Interconnect, Ethiopia Nigussie, Juha Plosila and Jouni Isoaho, University of Turku, Finland</b>	143
P.15	<b>Temperature Measurement in Content Addressable Memory Cells using Bias-Controlled VCO, Basab Datta and Wayne Burleson, University of Massachusetts-Amherst</b>	147
P.16	<b>A Coarse-Grained Dynamically Reconfigurable MAC Processor For Power-Sensitive Multi-Standard Devices, Syed Waqar Nabi<sup>1</sup>, Cade C. Wells<sup>1</sup> and Wim Vanderbauwhede<sup>2</sup>, <sup>1</sup>Institute for System Level Integration and <sup>2</sup>University of Glasgow, UK</b>	151
P.17	<b>A Multi-mode Sphere Detector Architecture for WLAN Applications, Ramin Shariat-Yazdi and Tad Kwasniewski, Carleton University, Canada</b>	155
P.18	<b>Slack Redistribution in Pipelined Circuits for Enhanced Soft-Error Rate Reduction, Srivathsan Krishnamohan<sup>1</sup> and Nihar Mahapatra<sup>2</sup>, <sup>1</sup>Synopsys Inc. and <sup>2</sup>Michigan State University</b>	159
P.19	<b>Application Development Flow for On-Chip Distributed Architectures, Khalid Latif<sup>1</sup>, Moazzam Niazi<sup>1</sup>, Hannu Tenhunen<sup>1</sup>, Tiberiu Secoleanu<sup>2</sup>, Sakir Sezer<sup>3</sup> and, <sup>1</sup>University of Turku, Finland, <sup>2</sup>ABB Corporate Research, and <sup>3</sup>Queens University Belfast, Ireland</b>	163
P.20	<b>A Novel 0.6V CMOS Folded Gilbert-Cell Mixer for UWB Applications, Md. Mahbub Reja, Kambiz Moez and Igor Filanovsky, University of Alberta, Canada</b>	169

#### TA1: Low Power Circuit Design

Chair: Sanu Mathew, Intel

Co-chair: Yong-Bin Kim, Northeastern University

TA1.1	<b>A Robust Ultra-Low Power Asynchronous FIFO Memory with Self-Adaptive Power Control, Mu-Tien Chang, Po-Tsang Huang and Wei Hwang, National Chiao Tung University, Taiwan</b>	175
TA1.2	<b>A Low Power and Low Area Active Clock Deskewing Technique for sub-90nm technologies, Ashok Narasimhan and Ramalingam Sridhar, State University of New York at Buffalo</b>	179
TA1.3	<b>A Low Power 32 Nanometer CMOS Digitally Controlled Oscillator, Jun Zhao and Yong-Bin Kim, Northeastern University</b>	183
TA1.4	<b>Pseudo Parallel Architecture for AES with Error Correction, Y.X. Su, J. Mathew, J. Singh, and D.K. Pradham, University of Bristol, UK</b>	187

**TB1: H.264**

Chair: *Nagi Naganathan, LSI Corp.*

Co-Chair: *Ken Hsu, RIT*

- TB1.1** **Invited Paper: Implementing High Definition Video CODEC on TI DM6467 SoC,** *Jian Wang and Gang Hua, Texas Instruments* **193**
- TB1.2** **A 5.46 Mw H.264/AVC Video Stream Parser,** *Michelle Brown<sup>1</sup> and Kenneth W. Hsu<sup>2</sup>, <sup>1</sup>Intel Corp., and <sup>2</sup>Rochester Institute of Technology* **197**
- TB1.3** **A Low-power Design of Quantization for H.264 Video Coding Standard,** *Michael Michael<sup>1</sup> and Kenneth Hsu<sup>2</sup>, <sup>1</sup>Intel Corp. and <sup>2</sup>Rochester Institute of Technology* **201**
- TB1.4** **Speed Control for a Hardware Based H.264/AVC Encoder,** *Chae Eun Rhee, Jin-Su Jung and Hyuk-Jae Lee, Seoul National University, Korea* **205**

**TA2: Low Power Design Methodologies**

Chair: *Yong-Bin Kim, Northeastern University*

Co-chair: *Sanu Mathew, Intel*

- TA2.1** **Power Optimization for FinFET-based Circuits Using Genetic Algorithms,** *Jin Ouyang and Yuan Xie, Penn State University.* **211**
- TA2.2** **In-Situ Self-Aware Adaptive Power Control with Multi-Mode Power Gating Network,** *Wei-Chih Hsieh and Wei Hwang, National Chiao Tung University, Taiwan* **215**
- TA2.3** **Supply Voltage Selection in Voltage Island based SoC Design,** *Dipanjan Sengupta and Resve Saleh, University of British Columbia, Canada* **219**

**TB2: Video Processing**

Chair: *Ken Hsu, RIT*

Co-chair: *Nagi Naganathan, LSI Corp*

- TB2.1** **A Multi-Standard Micro-Programmable Deblocking Filter Architecture and its Application to VC-1 Video Decoder,** *Ricardo Citro<sup>1</sup>, Miguel Guerrero<sup>2</sup>, Jae-Beom Lee<sup>3</sup> and Maria Pantoja<sup>4</sup>, <sup>1</sup>Intel Corp., <sup>2</sup>Nvidia Corp., <sup>3</sup>Sarnoff Corp., and <sup>4</sup>Santa Clara University.* **225**
- TB2.2** **Multi-Standard Sub-Pixel Interpolation Architecture for Video Motion Estimation,** *Liang Lu, John McCanny and Sakir Sezer, Queen's University Belfast, UK* **229**
- TB2.3** **An Efficient Lossless Embedded Compression Engine Using Compacted-FELICS Algorithm,** *Yu-Yu Lee, Yu-Hsuan Lee and Tsung-Han Tsai, National Central University, Taiwan* **233**

**TA3: SRAM Memory Technologies**  
Chair: *Norbert Schuhmann, Fraunhofer IIS, Germany*

- TA3.1** **Low-Power Floating Bitline 8-T SRAM Design with Write Assistant Circuits**, *Hao-I Yang, Ssu-Yun Lai and Wei Hwang, National Chiao-Tung University, Taiwan* 239
- TA3.2** **A Subthreshold Single Ended I/O 4SRAM Cell Design for Nanometer CMOS Technologies**, *Jawar Singh, Jimsoon Mathew, Dhiraj Pradhan, and Saraju P. Mohanty\**, *University of Bristol, UK and \*University of North Texas* 243
- TA3.3** **Low Power 8-T SRAM Using 32nm Independent Gate FinFET Technology**, *Young Bok Kim, Yong-Bin Kim and Fabrizio Lombardi, Northeastern University* 247
- TA3.4** **Failure Analysis for Ultra Low Power Nano-CMOS SRAM Under Process Variations**, *Jawar Singh, Jimson Mathew, Dhiraj K. Pradhan and Saraju P. Mohanty\**, *University of Bristol, UK and \*University of North Texas* 251

**TB3: Analog and Mixed-Signal 1**

Chair: *Hongjiang Song, Inte*

Co-chair: *Gin-Kou Ma, ITRI*

- TB3.1** **1.5V 0.5mW 2MSPS 10b DAC with Rail-to-Rail Output in 0.13 $\mu$ m CMOS Technology**, *Fuding Ge, Malay Trivedi, Brent Thomas, William Jiang and Hongjiang Song, Intel Corp.* 257
- TB3.2** **Statistical Averaging Based Linearity Optimization for High Speed Converter Architectures in Nanoscale Processes**, *Martin Kosakowski<sup>1</sup>, Reimund Wittmann<sup>2</sup> and Werner Schardein<sup>3</sup>*, *<sup>1</sup>Nokia GmbH, <sup>2</sup>IP GEN Rechte GmbH, Germany and <sup>3</sup>University of Applied Sciences and Arts, Germany* 261
- TB3.3** **A Higher-Order Mismatch-Shaping Method for Multi-Bit Sigma-Delta Modulators**, *Alexendar Lavzin, Mucahit Kozak and Eby Friedman, University. of Rochester* 267
- TB3.4** **A Novel Sub-1 Volt Reference with all CMOS**, *Sameer Somvanshi<sup>1</sup>, and Santosh Kasavajjala<sup>2</sup>*, *<sup>1</sup>BITS-Pilani, India and <sup>2</sup>Stanford University* 271

**FA1: Reconfigurable Computing 1**

Chair: *Jürgen Becker, Univ. Karlsruhe, Germany*

Co-Chair: *Tughrul Arslan, Univ. Edinburgh, UK*

- FA1.1** **Design Space Exploration for Application Specific FPGAs In System-on-a-Chip Designs**, *Mark Hammerquist and Roman Lysecky, University of Arizona* 279
- FA1.2** **A Framework of Architectural Synthesis for Dynamically Reconfigurable FPGAs**, *Ting Liu, Camel Tanougast and Serge Weber, LIEN, University Henri Poincare Nancy, France* 283

**FA1.3 Reconfigurable Multimedia Accelerator for Mobile Systems, Samar Yazdani<sup>1</sup>, Joel Cambonie<sup>1</sup> and Bernard Pottier<sup>2</sup>, <sup>1</sup>STMicroelectronics and <sup>2</sup>Université de Bretagne Occidentale, France** 287

**FA1.4 Energy Consumption Reduction Mechanism by Tuning Cache Configuration Using NIOS II Processor, Abel Silva-Filho and Sidney Lima, Universidade de Pernambuco, Brazil** 291

**FB1: Analog and Mixed Signal 2**

Chair: *Gin-Kou Ma, ITRI*

Co-chair: *Hongjiang Song, Intel*

**FB1.1 VLSI Passive Switched Capacitor Signal Processing Circuits: Circuit Architecture, Closed Form Modeling and Applications, Hongjiang Song, Yan Song and Tai-Hua Chen, Intel Corp.** 297

**FB1.2 A Novel CMOS Exponential Approximation Circuit, Ming-Lang Lin<sup>1</sup>, Ahmet Erdogan<sup>1</sup>, Tughrul Arslan<sup>1</sup> and Adrian Stoica<sup>2</sup>, <sup>1</sup>University of Edinburgh, UK, and <sup>2</sup>NASA JPL** 301

**FB1.3 3-D Heterogeneous SoC for Detecting and Filtering Infected Biological Cells, Vijay Jain, University of South Florida** 305

**FB1.4 Novel Mixed Domain VLSI Signal Processing Circuits for High Performance, Low Power and Area Penalty SOC Signal Processing, Hongjiang Song, Intel Corp** 309

**FA2: Reconfigurable Computing 2**

Chair: *Tughrul Arslan, Univ. Edinburgh, UK*

Co-Chair: *Jürgen Becker, Univ. Karlsruhe, Germany*

**FA2.1 Design of a Baseband Processor for Software Radio Using FPGAs, Ferney Amaya-Fernández<sup>1</sup> and Jaime Velasco-Medina<sup>2</sup>, <sup>1</sup>Universidad Javeriana, and <sup>2</sup>Universidad del Valle, Colombia** 315

**FA2.2 OFDM Symbol Timing Synchronization System on a Reconfigurable Instruction Cell Array, Xin Zhao, Ahmet T. Erdogan and Tughrul Arslan, University of Edinburgh, UK** 319

**FA2.3 Reconfigurable Flash A/D Converters, Cristian Onete, NXP Semiconductors, Netherlands** 323

**FA2.4 Programmable All-digital Adaptive Deskewing and Phase shifting, Alireza Kaviani, Tao Pi and Declan Kelly, Xilinx Inc.** 327



### **FB2: Analog and Mixed Signal 3**

Chair: *Gin-Kou Ma, ITRI*

Co-Chair: *Hongjiang Song, Intel*

- FB2.1 A 6-Gbit/s SATA Spread-Spectrum Clock Generator Using Two-Stage Delta-sigma Modulator, Hong-Yi Huang<sup>1</sup>, Li-Wei Huang<sup>2</sup>, Wei-Sheng Tseng<sup>3</sup> and Chih-Yuan Hsu<sup>1</sup>, <sup>1</sup>National Taipei University, Taiwan, <sup>2</sup>Fu-Jen Catholic University, Taiwan and <sup>3</sup>National Central University, Taiwan** 333
- FB2.2 A Spread Spectrum Clock Generator Using Digital Modulation Scheme, Chong-Sii Hwang<sup>1</sup>, Huan-Chun Li<sup>2</sup> and Hen-Wai Tsao<sup>2</sup>, <sup>1</sup>National Yunlin University of Science and Technology, and <sup>2</sup>National Taiwan University, Taiwan** 337
- FB2.3 All Digital Time-To-Digital Converter Using Single Delay-Locked Loop, Hong-Yi Huang, Yi-Jui Tsai, Kung-Liang Ho and Chan-Yu Lin, National Taipei University, Taiwan** 341
- FB2.4 A New Low Voltage, High PSRR, CMOS Bandgap Voltage Reference, Seiede Fateme Ashrafi<sup>1</sup>, Seied Mojtaba Atarod<sup>2</sup>, and Mohammad Chahardor<sup>2,3</sup>, Niro Research Institute, <sup>2</sup>Sharif University of Technology, Iran and <sup>3</sup>MERDCI, Iran** 345

### **FA3: CAD**

Chair: *Kaijian Shi, Synopsys*

Co-Chair: *Emrah Acar, IBM*

- FA3.1 A Timing Methodology Considering Within-Die Clock Skew Variations, Savithri Sundareswaran<sup>1</sup>, Lucie Nechanicka<sup>1</sup>, Rajendran Panda<sup>1</sup>, Sergey Gavrilo<sup>2</sup>, Roman Soloviev<sup>2</sup>, and Jacob Abraham<sup>3</sup>, <sup>1</sup>Freescale Inc., <sup>2</sup>IPPM, Russia, and <sup>3</sup>University of Texas at Austin** 351
- FA3.2 X-Clock Routing Based on Pattern Matching, Chia-Chun Tsai<sup>1</sup>, Chung-Chieh Kuo<sup>2</sup>, Jan-Ou Wu<sup>3</sup>, Trong-Yen Lee<sup>2</sup> and Rong-Shue Hsiao<sup>2</sup>, <sup>1</sup>Nanhua University, <sup>2</sup>National Taipei University, and <sup>3</sup>De Lin Institute of Technology, Taiwan** 357
- FA3.3 An Automated Design Method for Chip Power Distribution, Di Phan, Chris Berry, Frank Malgioglio and Alan Wagstaff, IBM Corp** 361

### **FB3: Communication and Processing**

Chair: *Mark Schrader, Harris*

Co-chair: *Gerd Ascheid, Aachen Univ. of Techn., Germany*

- FB3.1 A Low Power 1-Gbps Reconfigurable LDPC Decoder Design for Multiple 4G Wireless Standards, Yang Sun and Joseph Cavallaro, Rice University** 367
- FB3.2 High Performance IP Lookup Circuit Using DDR SDRAM, Xin Yang<sup>1</sup>, Jun Mu<sup>1</sup>, Sakir Sezer<sup>1</sup>, John McCanny<sup>1</sup> and Earl Swartzlander<sup>2</sup>, <sup>1</sup>Queen's University Belfast, UK, and <sup>2</sup>Univ. of Texas at Austin** 371

**FB3.3 Power/Throughput/Area Efficient PIM-based Reconfigurable Array for Parallel Processing**, *Sohan Purohit<sup>1</sup>, Sai Chalamalasetti<sup>1</sup> Martin Margala<sup>1</sup>, and Pasquale Corsonello<sup>2</sup>, <sup>1</sup>University of Massachusetts Lowell, <sup>2</sup>University of Calabria, Italy* 375

**FB3.4 A Discrepancy Computationless RiBM Algorithm and Its Architecture for BCH Decoders**, *Sangho Yoon and Hanho Lee, Inha University, Korea* 379

#### **Embedded Tutorials**

Chair: *Kaijian Shi, Synopsys*

**TFA1 Design and Verification of Complex SoC with Configurable, Extensible Processors**, *Steve Leibson and Grant Martin, Tensilica, Inc.* 385

**TFA2 A New Generation of C-Base Synthesis Tool and Domain-Specific Computing**, *Jason Cong, UCLA Computer Science Department* 386

#### **Tutorial Workshops**

Chair: *Kaijian Shi, Synopsys*

**SA1 Flying-Adder On-Chip Frequency Synthesis Architecture** 389  
*Liming Xiu, Texas Instruments*

**SB1 Low Power Design under Parameter Variations**, *Swarup Bhunia, Case Western Reserve University, and Kaushik Roy, Purdue University* 389

**SC1 Real-time implementation of H.264 Video Coding**, *Iain Richardson, Centre for Video Communications, The Robert Gordon University, UK* 390

**SA2 Understanding and Effectively Suppressing the Noise Coupling in Mixed-Signal SOC Applications**, *Cosmin Iorga, Noisecoupling.com* 391

**SB2 Asynchronous Circuit Design using Handshake Solutions**, *Ad Peeters and Mark de Wit, Handshake Solutions* 391