

2008 IEEE International SOI Conference

**New Paltz, NY
6 - 9 October 2008**



**IEEE Catalog Number
ISBN**

**CFP08SOI-PRT
978-1-4244-1954-8**

2008 IEEE INTERNATIONAL SOI CONFERENCE

OCTOBER, 2008
VOLUME CFP08SOI-PRT

Mohonk Mountain House
New Paltz, New York

October 6 – 9, 2008

Introduction and History	iv
Table of Contents	ix
Technical Papers	1-166
Session 1	1
Session 2	13
Session 3	27
Session 4	43
Session 5	83
Session 6	99
Session 7	113
Session 8	127
Session 9	141
Session 10.....	155
Author's Index	167

PLENARY SESSION

Session 1

- 1.1 **Variability and Power Management in sub-100nm SOI Technology for Reliable High Performance Systems** 1
K. Bernstein, J. Burns, K. Das, F. Gebara, S.-H. Lo, K. Nowka, R. Rao, and M. Rosenfield; IBM T.J. Watson Research Center
- 1.2 **Recent developments in the application of SOI-enabled MEMS process technology to create novel Mechanical, Electrical, Optical and Atomic Physics-based devices** 5
G. V. Herrera, T. Bauer, M. G. Blain, P. E. Dodd, R. Dondero, E. J. Garcia, P. C. Galambos, D. L. Hetherington, J. J. Hudgens, F. B. McCormick, G. N. Nielson, C. D. Nordquist, M. Okandan, R. H. Olsson, K. Ortiz, M. R. Platzbecker, P.J. Resnick, R. J. Shul, M. J. Shaw, C. T. Sullivan, M. R. Watts; Sandia National Laboratories
- 1.3 **Old Wine in a New Bottle: Silicon on Sapphire CMOS and Opportunities in Niche Markets** 9
A. G. Andreou and E. Culurciello; John Hopkins Univeristy / Yale University

PLANAR SOI DEVICE

Session 2

- 2.1 **Will SOI Have a Life for the Low-Power Market?** 15
J. Cai, Z. Ren, A. Majumdar, T. Ning and W. Haensch; IBM T.J. Watson Research Center
- 2.2 **Extending Dual Stress Liner Process to High Performance 32nm Node SOI CMOS Manufacturing** 17
M. Cai, B. J. Greene, J. Strane, M. Belyansky, F. Tamweber, ¹D. Lee, ¹H. van Meer, ²E. Laffosse, ¹S. Luning, D. Mocuta, E. Maciejewski; IBM Systems & Technology Group, ¹Advanced Micro Devices, ²Freescale Semiconductor at IBM-SRDC
- 2.3 **Low-k Spacers for Advanced Low Power CMOS Devices with Reduced Parasitic Capacitances** 19
E. Huang, E. Joseph, H. Bu, X. Wang, N. Fuller, C. Ouyang, E. Simonyi, H. Shobha¹, T. Cheng¹, A. Mallikarjunan¹, I. Lauer, S. Fang¹, W. Haensch, C.-Y. Sung, S. Purushothaman, G. Shahidi; IBM T. J. Watson Research Center, ¹IBM Semiconductor Research and Development Center (SRDC)
- 2.4 **SOI Series MOSFET for Embedded High Voltage Applications and Soft-Error Immunity** 21
J. Cai, T. Ning, P. Oldiges¹, A. Chou¹, A. Kumar¹, W. Rausch¹, W. Haensch, Ghavam Shahidi; IBM Research Division, ¹IBM Semiconductor Research & Development Center
- 2.5 **Upside-Down FETs** 23
D. C. La Tulipe Jr., D. J. Frank, S.E. Steen, A.W. Topol, J. Patel, L. Ramakrishnan, J.W. Sleight; IBM T. J. Watson Research Center
- 2.6 **Direct comparison of Si/High-K and Si/SiO₂ channels in advanced FD SOI MOSFETs** 25
L. Pham-Nguyen^{1,4}, C. Fenouillet-Beranger², A. Vandooren⁵, A. Wild³, G. Ghibaudo¹, S. Cristoloveanu¹; ¹IMEP-INPG MINATEC, ²CEA LETI MINATEC, ³FREESCALE Semiconductors, ⁴ST Microelectronics, ⁵IMEC

SOI MEMORIES

Session 3

- 3.1 **Floating Body Cell Memory for 16-nm Technology with Low Variation on Thin Silicon and 10-nm BOX** 29
U. E. Avci, I. Ban, D. L. Kencke, and P.L.D. Chang; Component Research, Technology Manufacturing Group (TMG) Intel Corporation

3.2	Array Architecture of Floating Body Cell (FBC) with Quasi-Shielded Open Bit Line Scheme for sub-40nm Node	31
	<i>K. Fujita, T. Ohsawa, R. Fukuda, F. Matsuoka, T. Higashi¹, T. Shino, Y. Watanabe; Toshiba Corp. Semiconductor Company, ¹Toshiba Microelectronics Corp.</i>	
3.3	Scaling Scenario of Floating Body Cell (FBC) Suppressing Vth Variation Due to Random Dopant Fluctuation	33
	<i>H. Furuhashi, T. Shino, T. Ohsawa, F. Matsuoka, ¹T. Higashi, Y. Minami, H. Nakajima, K. Fujita, R. Fukuda, T. Hamamoto, A. Nitayama; Toshiba Corp., ¹Toshiba Microelectronics Corp.</i>	
3.4	Comparison of scaled floating body RAM architectures	35
	<i>N. Collaert, M. Rosmeulen, M. Rakowska, R. Rooyackers, L. Witters, A. Veloso, J. Van Houdt, M. Jurczak; IMEC, Institute of Microelectronics & Optoelectronics Warsaw University of Technology</i>	
3.5	Stable High-Density FD/SOI SRAM with Selective Back-Gate Bias Using Dual Buried Oxide	37
	<i>K. Kim¹, J. B. Kuang², F. Gebara², H. C. Ngo², C.-T. Chuang³, K. J. Nowka²; ¹IBM T.J. Watson Research Center, ²IBM Austin Research Laboratory, ³National Chiao Tung University</i>	
3.6	Material and electrical characterization of stackable planar polysilicon TFT flash memory cell with metal nanocrystals and high-k dielectrics	39
	<i>J. Lee, ¹J. J. Cha, ²S. C. Barron, ¹D. A. Muller, ²R. B. van Dover, E. K. Amponsah, T.-H. Hou, H. Raza, E. C. Kan; School of Electrical and Computer Engineering, Cornell University, ¹School of Applied and Engineering Physics, Cornell University, ²Department of Material Science and Engineering, Cornell University</i>	
3.7	Evaluation and Alleviation of SOI Impacts on SRAM Functionality and Yield	41
	<i>A. R. Pelella¹, R. Joshi², R. Kanj³; ¹IBM STG, ²IBM Research, ³IBM Austin Research Lab</i>	

POSTER SESSION

Session 4

NOTE: Poster numbers were chosen to associate the posters by technical content with the oral sessions. For example, P3.1, means the poster, P, is the first poster similar in technical content to the papers presented in session 3; P3.2 is the second poster with similar content to session 3, etc.

P2.1	Optimization of Gate Oxide Quality in CMOS SOI process	47
	<i>W.A. Nevin, A. Hölke; X-Fab Semiconductor Foundries</i>	
P2.2	PD-SOI MOSFET Body-to-Body Leakage Scaling Trend and Optimization	49
	<i>H.C.Lo^{1,2}, W.C.Luo³, W.Y.Lu¹, C.F.Cheng¹, Benny Wu¹, T.L.Chen¹, C.H.Lien², S. K. H. Fung¹, H.C. Tuan¹; ¹Taiwan Semiconductor Manufacturing Company Ltd., ²National Tsing Hua University, ³National Chiao Tung University</i>	
P3.1	Modeling and Analysis of Parasitic Resistance in Double Gate FinFETs	51
	<i>D. Tekleab¹ and P. Zeitzoff¹; IBM Semiconductor Research and Development Center (SRDC), ¹Austin Silicon Technology Solutions, Freescale Semiconductor, Inc.</i>	
P3.2	The Low Subthreshold Swing Possibility with Asymmetries in Double-Gate SOI MOSFET	53
	<i>K.-H. Shih, C. O. Chui; University of California, Los Angeles</i>	
P3.3	Influence of Temperature on the Operation of Strained Triple-Gate FinFETs	55
	<i>M. A. Pavanello^{1,2}, J. A. Martino^{1,2}, E. Simoen³, R. Rooyackers³, N. Collaert³, C. Claeys^{3,4}; ¹Centro Universitário da FEI, ²LSI/PSI, Universidade de Sao Paulo</i>	
P6.1	Sub-45nm Fully-Depleted SOI CMOS Subthreshold Logic for Ultra-Low-Power Applications	57
	<i>D. Bol, R. Ambroise, D. Flandre, J.-D. Legat; Université catholique de Louvain</i>	

P6.2	Consistent Dynamic Depletion Model of SOI-MOSFETs for Device/Circuit Optimization	59
	<i>S. Kusu, K. Ishimura, K. Ohyama, T. Miyoshi, D. Hori, N. Sadachika, T. Murakami, M. Ando, H. J. Mattausch, M. Miura-Mattausch, ¹S. Baba, ¹J. Ida; Hiroshima University, ¹Oki Electric Industry Co., Ltd.</i>	
P7.1	Insights into Gate-Underlap Design in Double Gate based 6-T SRAM Cell for Low Voltage Applications	61
	<i>Rashmi, A. Kranti, G. A. Armstrong; NISRC-Queen's University Belfast</i>	
P7.2	Double-Gate Sub-32nm CMOS SRAM Current and Voltage Sense Amplifiers, Insensitive to Process Variations and Transistor Mismatch	63
	<i>A. Makosiej¹, P. Nasalski¹, B. Giraud², A. Vladimirescu^{2,3}, A. Amara²; Technical University of Lodz (T.U.L.) DMCS¹, ²Institut Supérieur d'Electronique de Paris, ³UC Berkeley</i>	
P9.1	A revisited pseudo-MOSFET model for ultrathin SOI films	65
	<i>N. Rodriguez¹, S. Cristoloveanu², F. Gamiz¹; ¹University of Granada, ²IMEP-MINATEC</i>	
P9.2	Sandwich stacks replacing SiO₂ in standard bonded Si-on-Insulator (SOI) substrates to obtain a High-Thermal-Conductivity HTC-SOI substrate	67
	<i>K. Van Wichelen, M. Schaekers, S. Decoutere, M. Seacrist², V. Drobny¹, R. Wise¹; IMEC vzw, ²MEMC, ¹Texas Instruments</i>	
P9.3	Thermal Characterization of Silicon-on-SiC Substrates	69
	<i>Ö. Vallin, D.M. Martin, J. Lu, L.-G. Li, U. Smith, H. Norström, J. Olsson; Uppsala University</i>	
P9.4	Strain relaxation in nanostructured ultra thin SSOI	71
	<i>O. Moutanabbir, M. Reiche, W. Erfurth, R. Scholz, U. Gösele; Max Planck Institute of Microstructure Physics</i>	
P10.1	Investigation of Channel Backscattering Characteristics for Nanoscale SOI MOSFETs Using a New Temperature-Dependent Method	73
	<i>W. Lee, and P. Su; Department of Electronics Engineering, National Chiao Tung University</i>	
P10.2	A Leakage Current Model for SOI based Floating Body Memory that Includes the Poole-Frenkel Effect	75
	<i>A. Nayfeh, V. Koldyaev, P. Beaud, M. Nagoga, and S. Okhonin; Innovative Silicon</i>	
P10.3	High Resistivity SOI CMOS Technology for Multi-standard RF Frontends	77
	<i>F. Giancesello¹, D. Gloria¹, S. Boret¹, O. Bon^{1,2}, P. Touret^{1,2}, C. Pastore¹, B. Rauber¹ and C. Raynaud^{1,2}; ¹STMicroelectronics, ²CEA LETI</i>	
P10.4	A Novel Method of Fabricating 3D Spot-size Converter on (111) SOI	79
	<i>N. Fang, Z. Yang, A. Wu, J. Chen, M. Zhang, S. Zou, X. Wang; Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Science</i>	
P10.5	Fabrication of Silicon-on-Insulator Wafer by SIMOX Layer Transfer	81
	<i>X. Wei, B. Zhang, M. Chen, M. Zhang, X. Wang, C. Lin; Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences</i>	

SOI PHOTONICS, MEMS, SENSORS, & CIRCUITS

Session 5

5.1	High Speed Photonics on an SOI platform	85
	<i>J. Basak, L. Liao, A. Liu, Y. Chetrit, H. Nguyen, D. Rubin, and M. Paniccia; Intel</i>	
5.2	A Semiconductor Nanobridge Biosensor for Electrical Detection of DNA Hybridization	87
	<i>K. B. Parizi, Y. Nishi; Stanford University</i>	

5.3	Design and fabrication of SOI-Based Micromirror for laser raster scanning display <i>W. Liu, Y. Tang, B. Wang; Southeast University, Nanjing</i>	89
5.4	Optical Sensor Using a Floating Body SOI MOSFET in the Delta-Sigma Loop <i>L. Harik, M. Kayal, J.-M. Sallese; Ecole Polytechnique Fédérale de Lausanne</i>	91
5.5	An Inter-Die Variability Compensation Scheme for 0.42-V 486-kb FD-SOI SRAM using Substrate Control <i>H. Fujiwara, T. Takeuchi, Y. Otake, M. Yoshimoto, H. Kawaguchi; Kobe University</i>	93
5.6	A 10-Bit Current-Steering FinFET D/A Converter <i>M. Fulde^{1,3}, F. Kuttner¹, K. v. Arnim², B. Parvais⁴, A. Mercha⁴, N. Collaert⁴, R. Rooyackers⁴, M. Becherer³, D. Schmitt-Landsiedel³, G. Knoblinger¹; ¹Infineon Technologies AG, ²Infineon Technologies AG, ³Technical University Munich, ⁴IMEC</i>	95
5.7	Impact of Layout Style and Parasitic Capacitances in Full Adder <i>D. Kamel, D. Bol, D. Flandre; Microelectronics Laboratory - Université catholique de Louvain</i>	97

MATERIALS & 3D TECHNOLOGIES

Session 6

6.1	Enhancing SOI with Thin Film Diamond <i>J. Zimmer and G. Chandler; sp3 Diamond Technologies</i>	101
6.2	SOI-GeOI Hybrid Substrates Elaboration by Ge Condensation: Process and Electrical Properties <i>Q.T. Nguyen,¹J.F. Damlencourt, ²B. Vincent, ²V. Loup, ²Y. Le Cunff, ²P. Gentil, ¹S. Cristoloveanu; ¹IMEP-INP Grenoble-Minatec, ²CEA- LETI Minatec</i>	103
6.3	Buried Aluminum Nitride Insulator for Improving Thermal Conduction in SOI <i>D. M. Martin, Ö. Vallin, I. Katardjiev, J. Olsson; Uppsala University</i>	105
6.4	Mixed Signal Microsystems in Emerging SOI technologies <i>E. Culurciello and A.G. Andreou; Yale University</i>	107
6.5	Characterization of a Three-Dimensional SOI Integrated-Circuit Technology <i>C.K. Chen, N. Checka, B.M. Tyrrell, C.L. Chen, P.W. Wyatt, D.R.W. Yost, J.M. Knecht, J.T. Kedzierski, C.L. Keast; Lincoln Laboratory, Massachusetts Institute of Technology</i>	109
6.6	Clock Distribution Architectures for 3-D SOI Integrated Circuits <i>V. F. Pavlidis, I. Savidis, E. G. Friedman; University of Rochester</i>	111

MULTI-GATE SOI DEVICE

Session 7

7.1	Adjusting to 3D Devices in a 2D Device World <i>H. Rusty Harris, P. Majhi, B. Hun Lee, R. Jammy; SEMATECH - AMD</i>	115
7.2	Twin Silicon Nanowire FET (TSNWFET) On SOI With 8 nm Silicon Nanowires and 25 nm Surrounding TiN Gate <i>D.-W. Kim, M. Li, K. Hwan Yeo, Y. Y. Yeoh, S. D. Suk, K. H. Cho, K. Oh, W.-S. Lee; Samsung Electronics Co.</i>	117
7.3	Capping-Metal Gate Integration Technology for multiple-VT CMOS in MuGFETs <i>A. Veloso, L. Witters, M. Demand, I. Ferain¹, N. J. Son², B. Kaczer, Ph. J. Roussel, C. Adelman, S. Brus, O. Richard, H. Bender, T. Conard, R. Vos, R. Rooyackers, S. Van Elshocht, N. Collaert, K. De Meyer¹, S. Biesemans, M. Jurczak; IMEC, ²assignee at IMEC from Samsung, ¹also K. U. Leuven</i>	119

7.4	Multiple-Vt FinFET devices through La2O3 dielectric capping <i>L. Witters, A. Veloso, I. Ferain¹, M. Demand, N.Collaert, N.J. Son², C. Adelman, J. Meersschaut, R. Vos, E. Rohr, M. Wada³, T. Schram, S. Kubicek, K. De Meyer¹, S. Biesemans, M.Jurczak; IMEC, ¹ESAT department KUL, ²Samsung, ³DNS assignee at IMEC</i>	121
7.5	Optimizing FinFET Geometry and Parasitics for RF Applications <i>A. Kranti¹, J.-P. Raskin², G. A. Armstrong¹; ¹NISRC-Queen's University Belfast, ²Université catholique de Louvain</i>	123
7.6	LP-HP Nanoscale FinFET-CMOS Design via Source/Drain Engineering <i>S. Chouksey, J. G. Fossum, S. Agrawal, L. Mathew¹; University of Florida, ¹AND, Inc.</i>	125

SOI RADIATION EFFECTS & RF APPLICATIONS

Session 8

8.1	Scaling and Soft Errors: Moore of the Same for SOI? <i>M. L. Alles, D. R. Ball, L.W. Massengill, R. D. Schrimpf, R. A. Reed, B. L. Bhuvu; Vanderbilt University</i>	129
8.2	SEU CROSS-SECTIONS of 6T SOI SRAMs <i>M. Liu, A. Hurst, H. Hughes¹, R. Reed²; TRUSTED Semiconductor Solutions, ¹Naval Research Laboratory, ²Vanderbilt University</i>	131
8.3	Novel SOI-Specific Circuit Form High-Speed Radiation-Hardened Memories <i>T.P. Haraszti¹, R. Pancholy^{1,2}, J. Choma², R. Schober³, K. Hunt⁴; ¹Microcirc Associates, ²USC, ³NanoPower, ⁴US Air Force Research Laboratory</i>	133
8.4	Improvement of the tolerance to Total Ionizing Dose in SOI CMOS <i>Y. Domae, H. Komatsubara¹, H. Shindou², A. Makihara³, S. Kuboyama² and J. Ida; Oki Electric Industry Co., Ltd., ¹Miyagi Oki Electric Co., Ltd., ²Japan Aerospace Exploration Agency (JAXA), ³High-Reliability Engineering & Components Corporation (HIREC).</i>	135
8.5	Double Thick Copper BEOL in Advanced HR SOI RF CMOS Technology: Integration of High Performance Inductors for RF Front End Module <i>C. Pastore¹, F. Gianesello¹, D. Gloria¹, E. Serret¹, P. Bouillon¹, B. Rauber¹, Ph. Benech²; ¹STMicroelectronics, ²IMEP/LAHC</i>	137
8.6	High Temperature RF Behavior of SOI MOSFETs for Low-Power Low-Voltage Applications <i>M. Emam¹, D. Vanhoenacker-Janvier¹, K. Anil², J. Ida² and J.-P. Raskin¹; ¹EMIC Université catholique de Louvain, ²Oki Electric Industry Co., Ltd.</i>	139

DEVICE CHARACTERIZATION, RELIABILITY, & MODELING

Session 9

9.1	Double-Well Field Effect Diode vs. SCR Behavior under CDM Stress in 45nm SOI Technology <i>A. A. Salman¹, S. Cao², S. G. Beebe¹, M. M. Pelella¹, R. W. Dutton²; ¹Advanced Micro Devices, ²Stanford University</i>	143
9.2	Impact of surface and buried interface passivation on ultrathin SOI electrical properties <i>G. Hamaide¹, F. Allibert¹, S. Cristoloveanu²; ¹Soitec S.A., ²IMEP - INPG MINATEC</i>	145
9.3	High-k/metal Gate GeOI pMOSFET: Validation of the Lim&Fossum Model for Interface Trap Density Extraction <i>K. Romanjek¹, C. Le Royer¹, A. Pouydebasque¹, E. Augendre¹, M. Vinet¹, C. Tabone¹, L. Sanchez¹, J.-M. Hartmann¹, H. Grampeix¹, V. Mazzocchi¹, L. Clavelier¹, X. Garros¹, G. Reimbold¹, N. Dava², F. Boulanger¹, S. Deleonibus¹; ¹CEA-LETI / MINATEC, ²SOITEC S.A.</i>	147

9.4	SOI Antennas and Wafer Bulk Connection <i>T. B. Hook¹, M. M. Pelella²; ¹IBM Semiconductor Research and Development Center, ²Advanced Micro Devices</i>	149
9.5	A Nonlinear Body Resistance Model for Accurate PD/SOI Technology Characterization <i>W. Wu¹, X. Li¹, G. Gildenblat¹, G. O. Workman², S. Veeraraghavan², J. Watts³; ¹Arizona State University, ²Freescale Semiconductor Inc., ³IBM Microelectronics Center</i>	151
9.6	SPICE Parameter Extraction and RO Validation of a 65nm SOI Technology <i>J.-S. Goo, Q. Chen, A. Pandey, Y. Apanovich, T. Ly, V. Wason, N. Subba, C. Thuruthiyil, and A. B. Icel; Advanced Micro Devices</i>	153

LATE NEWS

Session 10

10.1	Ultra-scaled Z-RAM cell <i>S. Okhonin¹, M. Nagoga¹, C.-W. Lee², J.-P. Colinge², A. Afzalian², R. Yan², N. Dehdashti Akhavan², W. Xiong³, V. Sverdlov⁴, S. Selberherr⁴, C. Mazure⁵; ¹Innovative Silicon, ²Tyndall National Institute, ³Texas Instrument Inc., ⁴TU Vienna, ⁵SOITEC S.A.</i>	157
10.2	Impact of Extension and Source/Drain Resistance on FinFET Performance <i>T. Matsukawa, K. Endo, Y. Ishikawa, H. Yamauchi, Y.X.Liu, S. O'uchi, J. Tsukada, K. Ishii, K. Sakamoto, E. Suzuki and M. Masahara; Nanoelectronics Research Institute</i>	159
10.3	Logic Gate Threshold Voltage Controllable Single Metal Gate FinFET CMOS Inverters Implemented by Using Co-Integration of 3T/4T-FinFETs <i>Y. X. Liu, T. Sekigawa, T. Hayashida¹, T. Matsukawa, K. Endo, S. O'uchi, K. Sakamoto, K. Ishii, T. Tsukada, Y. Ishikawa, H. Yamauchi, A. Ogura¹, H. Koike, E. Suzuki, and M. Masahara; National Institute of Advanced Industrial Science and Technology, ¹Meiji University</i>	161
10.4	Hole Velocity Enhancement in Sub-100 nm Gate Length Strained-SiGe Channel p-MOSFETs on Insulator <i>L. Gomez, P. Hashemi, and J.L. Hoyt; Microsystems Technology Laboratories, Massachusetts Institute of Technology</i>	163
10.5	Improvement of Thickness Uniformity of SOI by Numerically Controlled Sacrificial Oxidation Using Atmospheric-Pressure Plasma <i>Y. Sano, T. Masuda, S. Kamisaka, H. Mimura, S. Matsuyama, and K. Yamauchi; Graduate School of Engineering, Osaka University</i>	165