

Proceedings of the 2008 International Conference on Field-Programmable Technology

December 7–10, 2008
The Grand Formosa Regent Hotel
Taipei, Taiwan



Technical Co-Sponsor
The IEEE Electron Device Society, The IEEE Circuits and Systems Society,
IEEE Taipei Section







IEEE







Other Sponsors:

*Ministry of Education (Taiwan), National Science Council (Taiwan),
Institute of Information Science, Academia Sinica (Taiwan), Design Technology Center (Taiwan),
National Tsing Hua University (Taiwan), National Chip Implementation Center, Xilinx, Altera,
Global Unichip Corp., Industrial Technology Research Center, Synopsys, Himax*






Session 1 : Tools I

- 1  **Co-Optimisation of Datapath and Memory in Outer Loop Pipelining**
(Kieron Turkington, George A. Constantinides, Peter Y.K. Cheung, Konstantinos Masselos)
 - 9  **Wave-Pipelined Signaling for On-FPGA Communication**
(Terrence Mak, Pete Sedcole, Peter Y.K. Cheung, Wayne Luk)
 - 17  **Portable and Scalable FPGA-Based Acceleration of a Direct Linear System Solver**
(Wei Zhang, Vaughn Betz, Jonathan Rose)
 - 25  **A System-Level Stochastic Circuit Generator for FPGA Architecture Evaluation**
(Cindy Mark, Ava Shui, Steven J.E. Wilton)
-





Session 2 : Arithmetic

- 33  **An FPGA-Specific Approach to Floating-Point Accumulation and Sum-of-Products**
(Florent de Dinechin, Bogdan Pasca, Octavian Creț, Radu Tudoran)
 - 41  **Optimizing Residue Arithmetic on FPGAs**
(Haohuan Fu, Oskar Mencer, Wayne Luk)
 - 49  **Reconfigurable Array for Transcendental Functions Calculation**
(Mihai Sima, Michael McGuire, Scott Miller)
 - 57  **Optimizing Coarse-Grained Units in Floating Point Hybrid FPGA**
(Chi Wai Yu, Alastair M. Smith, Wayne Luk, Philip H.W. Leong, Steven J.E. Wilton)
-

Session 3 : Applications I

- 65  **Hardware Acceleration of Approximate Palindromes Searching**
(Tomáš Martínek, Matej Lexa)
- 73  **PERG: A Scalable FPGA-Based Pattern-Matching Engine with Consolidated Bloomier Filters**
(Johnny Tsung Lin Ho, Guy G.F. Lemieux)
- 81  **Design and Implementation of a High Performance Financial Monte-Carlo Simulation Engine on an FPGA Supercomputer**
(Xiang Tian, Khaled Benkrid)
- 89  **Estimation of Sample Mean and Variance for Monte-Carlo Simulations**
(David B. Thomas, Wayne Luk)
- 97  **Reducing Latency Times by Accelerated Routing Mechanisms for an FPGA Gateway in the Automotive Domain**
(Oliver Sander, Michael Hübner, Jürgen Becker, Matthias Traub)






Session 4: Tools II

- 105  **A Transition Probability Based Delay Measurement Method for Arbitrary Circuits on FPGAs**
(Justin S.J. Wong, Pete Sedcole, Peter Y.K. Cheung)
- 113  **A Profiler for a Heterogeneous Multi-Core Multi-FPGA System**
(Daniel Nunes, Manuel Saldaña, Paul Chow)
- 121  **Defining Neighborhood Relations for Fast Spatial-Temporal Partitioning of Applications on Reconfigurable Architectures**
(Joon Edward Sim, Tulika Mitra, Weng-Fai Wong)
- 129  **Accelerating Hardware Simulation: Testbench Code Emulation**
(Iakovos Mavroidis, Ioannis Papaefstathiou)
-






Session 5: Architectures I

- 137  **Exploring the Optimal Size for Multicasting Configuration Data of Dynamically Reconfigurable Processors**
(Takuro Nakamura, T. Sano, Yohei Hasegawa, Satoshi Tsutsumi, V. Tunbunheng, Hideharu Amano)
- 145  **A Scalable Reconfiguration Mechanism for Fast Dynamic Reconfiguration**
(Heiko Hinkelmann, Peter Zipf, Manfred Glesner)
- 153  **Memory Security Management for Reconfigurable Embedded Systems**
(Romain Vaslin, Guy Gogniat, Jean-Philippe Diguët, Russell Tessier, Deepak Unnikrishnan, Kris Gaj)
- 161  **ACS: An Addressless Configuration Support for Efficient Partial Reconfigurations**
(Jenny Yi-Chun Kuo, Anderson Kuei-An Ku, Jingling Xue, Oliver Diessel, Usama Malik)
-

Session 6: Applications II

- 169  **An Adaptive Pattern Recognition Hardware with On-chip Shift Register-Based Partial Reconfiguration**
(Hiroyuki Kawai, Yoshiki Yamaguchi, Moritoshi Yasunaga, Kyrre Glette, Jim Torresen)
- 177  **A Run-Length Based Connected Component Algorithm for FPGA Implementation**
(Kofi Appiah, Andrew Hunter, Patrick Dickinson, Jonathan Owens)
- 185  **Optimised Single Pass Connected Components Analysis**
(Ni Ma, Donald G. Bailey, Christopher T. Johnston)
- 193  **Exploiting Memory Hierarchy for a Computational Fluid Dynamics Accelerator on FPGAs**
(Hirokazu Morishita, Yasunori Osana, Naoyuki Fujita, Hideharu Amano)
- 201  **FPGA Implementation and Analysis of Random Delay Insertion Countermeasure Against DPA**
(Yingxi Lu, Maire P. O'Neill, John V. McCanny)
-




Session 7: Architectures II

- 209  **Netlist-Level IP Protection by Watermarking for LUT-Based FPGAs**
(Moritz Schmid, Daniel Ziener, Jürgen Teich)
- 217  **Modelling and Compensating for Clock Skew Variability in FPGAs**
(Pete Sedcole, Justin S.J. Wong, Peter Y.K. Cheung)
- 225  **Kernel Sharing on Reconfigurable Multiprocessor Systems**
(Philip Garcia, Katherine Compton)
- 233  **Evaluating the Impact of Customized Instruction Set on Coarse Grained Reconfigurable Arrays**
(Julio O. Filho, Tommy Kuhn, Wolfgang Rosenstiel)
- 241  **Balanced Allocation of Compute Time in Hardware-Accelerated Systems**
(Wenyin Fu, Katherine Compton)

Poster Session I

- 249  **Processor Customization for Wearable Bio-Monitoring Platforms**
(Huynh Phung Huynh, Tulika Mitra)
- 253  **An Implementation of a Watershed Algorithm Based on Connected Components on FPGA**
(Ba Khac Trieu Dang, Tsutomu Maruyama)
- 257  **A New Flexible PR Domain Model to Replace the Fixed Multi-PR Region Model for DPR Systems**
(Edward Chen, Dorian Sabaz, William A. Gruver, Lesley Shannon)
- 261  **Exploring Hard and Soft Networks-on-Chip for FPGAs**
(Rosemary Francis, Simon Moore)
- 265  **An Approach for Downscaling Images for Real-Time Pattern Detection**
(Yoshifumi Tanida, Tsutomu Maruyama)
- 269  **Dynamically Programmable Reed Solomon Processor with Embedded Galois Field Multiplier**
(Ahmed O. El-Rayis, Xin Zhao, Tughrul Arslan, Ahmet T. Erdogan)
- 273  **Evaluation of Compact High-Throughput Reconfigurable Architecture Based on Bit-Serial Computation**
(Kazuya Tanigawa, Tetuo Hironaka)
- 277  **Synthesis of Efficiently Reconfigurable Datapaths for Reconfigurable Computing**
(Markus Rullmann, Renate Merker)
-










Poster Session II

- 281  **Makespan Minimization in Automatic Synthesis of Multiprocessor Systems from Parallel Programs**
(H. Ishebabi, P. Mahr, C. Bobda)
- 285  **A New Coarse-Grained FPGA Architecture Exploration Environment**
(Husain Parvez, Zied Marrakchi, Umer Farooq, Habib Mehrez)
- 289  **An Analog Reconfiguration-Period Adjustment Technique for Optically Reconfigurable Gate Arrays**
(Takayuki Mabuchi, Minoru Watanabe)
- 293  **An 11,424-Gate Dynamic Optically Reconfigurable Gate Array VLSI**
(Mao Nakajima, Minoru Watanabe)
- 297  **A Systolic Regular Expression Pattern Matching Engine and Its Application to Network Intrusion Detection**
(Yosuke Kawanaka, Shin'ichi Wakabayashi, Shinobu Nagayama)
- 301  **Evaluating Power and Energy Consumption of FPGA-Based Custom Computing Machines for Scientific Floating-Point Computation**
(Kentaro Sano, Takeshi Nishikawa, Takayuki Aoki, Satoru Yamamoto)
- 305  **A Dynamically Reconfigurable Field Programmable Gate Array Hardware Foundation for Security Applications**
(Samuel J. Stone, Roy Porter, Yong C. Kim, Jason V. Paul)
- 309  **Quad-Level Bit-Stream Signal Processing on FPGAs**
(Chiu-Wa Ng, Ngai Wong, Hayden Kwok-Hay So, Tung-Sang Ng)
- 313  **A Low Power Reconfigurable Heterogeneous Architecture for a Mobile SDR System**
(Zong Wang, Tughrul Arslan)

Poster Session III

- 317  **High Level Quantitative Interconnect Estimation for Early Design Space Exploration**
(*Roel Meeuws, Kamana Sigdel, Yana Yankova, Koen Bertels*)
- 321  **Unrolling-Based Loop Mapping and Scheduling**
(*Y.M. Lam, J.G.F. Coutinho, Wayne Luk, Philip H.W. Leong*)
- 325  **Concurrent Timing Based and Routability Driven Depopulation Technique for FPGA Packing**
(*Audip Pandit, Lakshmi Easwaran, Ali Akoglu*)
- 329  **Leakage Power Reduction for Coarse Grained Dynamically Reconfigurable Processor Arrays with Fine Grained Power Gating Technique**
(*Yoshiki Saito, Tomoaki Shirai, Takuro Nakamura, Takashi Nishimura, Yohei Hasegawa, Satoshi Tsutsumi, Toshihiro Kashima, Mitsutaka Nakata, Seidai Takeda, Kimiyoshi Usami, Hideharu Amano*)
- 333  **Extending Booth Algorithm to Multiplications of Three Numbers on FPGAs**
(*Y. Ben Asher, E. Stein*)
- 337  **A Scalable FPGA Architecture for Non-Linear SVM Training**
(*Markos Papadonikolakis, Christos-Savvas Bouganis*)
- 341  **A Low Memory Bandwidth Gaussian Mixture Model (GMM) Processor for 20,000-Word Real-Time Speech Recognition FPGA System**
(*Kazuo Miura, Hiroki Noguchi, Hiroshi Kawaguchi, Masahiko Yoshimoto*)
- 345  **Creating Digital Fingerprints on Commercial Field Programmable Gate Arrays**
(*James W. Crouch, Hiren J. Patel, Yong C. Kim, J. Todd McDonald, Tony C. Kim*)
-

Poster Session IV

- 349  **An Area-Efficient FPGA Realisation of a Codebook-Based Image Compression Method**
(*Peter Zipf, Heiko Hinkelmann, Hui Shao, Radu Dogaru, Manfred Glesner*)
- 353  **A Floating-Point Solver for Band Structured Linear Equations**
(*Antonio Roldao Lopes, George A. Constantinides, Eric C. Kerrigan*)
- 357  **Efficient FPGA Elliptic Curve Cryptographic Processor Over GF(2^m)**
(*Samuel Antão, Ricardo Chaves, Leonel Sousa*)
- 361  **An On-Chip Testbed That Emulates Runtime Traffic and Reduces Design Verification Time for FPGA Designs**
(*Wayne Chen, Lesley Shannon*)
- 365  **Delay Evaluation of 90nm CMOS Multi-Context FPGA with Shift-Register-Type Temporal Communication Module for Large-Scale Circuit Emulation**
(*Naoto Miyamoto, Tadahiro Ohmi*)
- 369  **ρ -VEX: A Reconfigurable and Extensible Softcore VLIW Processor**
(*Stephan Wong, Thijs van As, Geoffrey Brown*)
- 373  **Automatic Generation of Decomposition Based Matrix Inversion Architectures**
(*Ali Irturk, Bridget Benson, Arash Arfaee, Ryan Kastner*)
- 377  **Inversion/Non-Inversion Zero-Overhead Dynamic Optically Reconfigurable Gate Array VLSI**
(*Shinichi Kato, Minoru Watanabe*)
- 381  **Real-Time FPGA Architecture of Extended Linear Convolution for Digital Image Scaling**
(*Chung-chi Lin, Ming-hwa Sheu, Huann-keng Chiang, Wen-kai Tsai, Zeng-chuan Wu*)