



# 2008 IEEE International Conference on Computer Design

---

October 12-15, 2008

Resort at Squaw Creek, Lake Tahoe, CA

*Sponsored by:*



IEEE Circuits and Systems Society



IEEE Computer Society

IEEE Catalog Number: CFP08ICD

ISBN: 978-1-4244-2657-7

ISSN: 1063-6404

© 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

# Table of Contents

Welcome

Organizing Committee

Program Committee and Reviewers

Keynote Presentations

Embedded Tutorial

Panel

## Session 1.1 Fault and Error Tolerance (Logic and Circuits Track)

Fault Tolerant Four-State Logic by Using Self-Healing Cells . . . . .	1
<i>Thomas Panhofer, Werner Friesenbichler, Martin Delvai</i>	
Probabilistic Error Propagation in Logic Circuits Using the Boolean Difference Calculus . . . . .	7
<i>Nasir Mohyuddin, Ehsan Pakbaznia, Massoud Pedram</i>	
A Novel, Highly SEU Tolerant Digital Circuit Design Approach . . . . .	14
<i>Rajesh Garg, Sunil P. Khatri</i>	

## Session 1.2 Tree Construction (EDA Track)

Power-State-Aware Buffered Tree Construction . . . . .	21
<i>Iris Hui-Ru Jiang, Ming-Hua Wu</i>	
A Parallel Steiner Tree Heuristic for Macro Cell Routing . . . . .	27
<i>Christian Fobel, Gary Gréwal</i>	
Configurable Rectilinear Steiner Tree Construction for SoC and Nano Technologies . . . . .	34
<i>Iris Hui-Ru Jiang, Yen-Ting Yu</i>	

## Session 1.3 Formal Verification (Verification and Test Track)

Improving SAT-Based Combinational Equivalence Checking Through Circuit Preprocessing . . . . .	40
<i>Fabrcio Vivas Andrade, Leandro M. Silva, Antônio O. Fernandes</i>	
Ant Colony Optimization Directed Program Abstraction for Software Bounded Model Checking . . . . .	46
<i>Xueqi Cheng, Michael S. Hsiao</i>	
Propositional Approximations for Bounded Model Checking of Partial Circuit Designs . . . . .	52
<i>Bernd Becker, Marc Herbstritt, Natalia Kalinnik, Matthew Lewis, Juri Lichtner, Tobias Nopper, Ralf Wimmer</i>	

## Session 2.1 Application-Specific Processing Elements (Processor Architecture Track)

Energy-Precision Tradeoffs in Mobile Graphics Processing Units . . . . .	60
<i>Jeff Pool, Anselmo Lastra, Montek Singh</i>	
Dynamically Reconfigurable Soft Output MIMO Detector . . . . .	68
<i>Pankaj Bhagawat, Rajballav Dash, Gwan Choi</i>	

Applying Speculation Techniques to Implement Functional Units .....	74
<i>Alberto A. Del Barrio, Maria C. Molina, Jose M. Mendias, Esther Andres, Roman Hermida, Francisco Tirado</i>	
Accelerating Search and Recognition with a TCAM Functional Unit .....	81
<i>Atif Hashmi, Mikko Lipasti</i>	
Improved Combined Binary/Decimal Fixed-Point Multipliers .....	87
<i>Brian Hickmann, Michael Schulte, Mark Erle</i>	
Architecture Implementation of an Improved Decimal CORDIC Method.....	95
<i>Jose-Luis Sanchez, Higinio Mora, Jeronimo Mora, Antonio Jimeno</i>	
 <b>Session 2.2 Clock Distribution (EDA Track)</b>	
A Study of Reliability Issues in Clock Distribution Networks .....	101
<i>Aida Todri, Malgorzata Marek-Sadowska</i>	
Temperature-Aware Clock Tree Synthesis Considering Spatiotemporal Hot Spot Correlations .....	107
<i>ChunChen Liu, Junjie Su, Yiyu Shi</i>	
Custom Rotary Clock Router .....	114
<i>Vinayak Honkote, Baris Taskin</i>	
Safe Clocking Register Assignment in Datapath Synthesis .....	120
<i>Keisuke Inoue, Mineo Kaneko, Tsuyoshi Iwagaki</i>	
Gate Planning During Placement for Gated Clock Network .....	128
<i>Weixiang Shen, Yici Cai, Xianlong Hong, Jiang Hu</i>	
 <b>Session 2.2 Networks-on-Chip (Computer Systems Track)</b>	
Near-Optimal Oblivious Routing on Three-Dimensional Mesh Networks .....	134
<i>Rohit Sunkam Ramanujam, Bill Lin</i>	
Design of Application-Specific 3D Networks-on-Chip Architectures .....	142
<i>Shan Yan, Bill Lin</i>	
Mathematical Analysis of Buffer Sizing for Network-on-Chips under Multimedia Traffic.....	150
<i>Ahmad Khonsari, Mohammad R. Aghajani, Arash Tavakkol, Mohammad S. Talebi</i>	
A Resource Efficient Content Inspection System for Next Generation Smart NICs .....	156
<i>Karthikeyan Sabhanatarajan, Ann Gordon-Ross</i>	
Contention-aware Application Mapping for Network-on-Chip Communication Architectures .....	164
<i>Chen-Ling Chou, Radu Marculescu</i>	
 <b>Session 3.1 Circuit Design (Logic and Circuits Track)</b>	
Area and Power-Delay Efficient State Retention Pulse-triggered Flip-flops with Scan and Reset Capabilities ..	170
<i>Kaijian Shi</i>	
Adaptive SRAM Memory for Low Power and High Yield .....	176
<i>Baker Mohammad, Stephen Bijansky, Adnan Aziz, Jacob Abraham</i>	

On-Chip High Performance Signaling using Passive Compensation . . . . .	182
<i>Yulei Zhang, Ling Zhang, Akira Tsuchiya, Masanori Hashimoto, Chung-Kuan Cheng</i>	
A Random and Pseudo-Gradient Approach for Analog Circuit Sizing with Non-Uniformly Discretized Parameters . . . . .	188
<i>Michael Pehl, Tobias Massier, Helmut Graeb, Ulf Schlichtmann</i>	
Characterization and Design of Sequential Circuit Elements to Combat Soft Error . . . . .	194
<i>Hamed Abrishami, Safar Hatami, Massoud Pedram</i>	
Comparative Analysis of NBTI Effects on Low Power and High Performance Flip-Flops . . . . .	200
<i>Krishnan Ramakrishnan, Xiaoxia Wu, Narayanan Vijaykrishnan, Yuan Xie</i>	

### **Session 3.2 SoC, Memory, and Analog Testing (Verification and Test Track)**

In-Field NoC-Based SoC Testing with Distributed Test Vector Storage . . . . .	206
<i>Jason D. Lee, Rabi N. Mahapatra</i>	
Test-Access Mechanism Optimization for Core-Based Three-Dimensional SOCs . . . . .	212
<i>Xiaoxia Wu, Yibo Chen, Krishnendu Chakrabarty, Yuan Xie</i>	
Characterization of Granularity and Redundancy for SRAMs for Optimal Yield-per-Area . . . . .	219
<i>Jae Chul Cha, Sandeep K. Gupta</i>	
Dynamic Test Scheduling for Analog Circuits for Improved Test Quality . . . . .	227
<i>Ender Yilmaz, Sule Ozev</i>	
Test Cost Minimization through Adaptive Test Development . . . . .	234
<i>Mingjing Chen, Alex Orailoglu</i>	

### **Session 3.3 Application-Specific Systems (Computer Systems Track)**

Fine-grained Parallel Application Specific Computing for RNA Secondary Structure Prediction on FPGA . . . . .	240
<i>Yong Dou, Fei Xia, Xingming Zhou, Xuejun Yang</i>	
A High-Performance Parallel CAVLC Encoder on a Fine-Grained Many-core System . . . . .	248
<i>Zhibin Xiao, Bevan Baas</i>	
Acceleration of a 3D Target Tracking Algorithm Using an Application Specific Instruction Set Processor . . . . .	255
<i>Sébastien Fontaine, Sylvain Goyette, J.M. Pierre Langlois, Guy Bois</i>	
Seamless Sequence of Software Defined Radio Designs through Hardware Reconfigurability of FPGAs . . . . .	260
<i>Amir Hossein Gholamipour, Elaleh Bozorgzadeh, Lichun Bao</i>	
Application Specific Instruction Set Processor Specialized for Block Motion Estimation . . . . .	266
<i>Marc-André Daigneault, J.M. Pierre Langlois, Jean Pierre David</i>	
Prototyping a Hybrid Main Memory Using a Virtual Machine Monitor . . . . .	272
<i>Dong Ye, Aravind Pavuluri, Carl A. Waldspurger, Brian Tsang, Bohuslav Rychlik, Steven Woo</i>	

### **Best Paper Session**

<i>Computer Systems Track:</i>	
Variation-Aware Thermal Characterization and Management of Multi-Core Architectures . . . . .	280
<i>Eren Kursun, Chen-Yong Cher</i>	

<i>Processor Architecture Track:</i>	
Efficiency of Thread-Level Speculation in SMT and CMP Architectures — Performance, Power and Thermal Perspective .....	286
<i>Venkatesan Packirisamy, Yangchun Luo, Wei-Lung Hung, Antonia Zhai, Pen-Chung Yew, Tin-Fook Ngai</i>	
<i>Logic and Circuits Track:</i>	
Analysis and Minimization of Practical Energy in 45nm Subthreshold Logic Circuits .....	294
<i>David Bol, Renaud Ambroise, Denis Flandre, Jean-Didier Legat</i>	
<i>EDA Track:</i>	
Power-Aware Soft Error Hardening via Selective Voltage Scaling .....	301
<i>Kai-Chiang Wu, Diana Marculescu</i>	
<i>Verification and Test Track:</i>	
Reversi: Post-Silicon Validation System for Modern Microprocessors .....	307
<i>Ilya Wagner, Valeria Bertacco</i>	

### **Session 4.1 VLSI Signal Processing (Logic and Circuits Track)**

Digital Filter Synthesis Considering Multiple Adder Graphs for a Coefficient .....	315
<i>Jeong-Ho Han, In-Cheol Park</i>	
A Family of Scalable FFT Architectures and an Implementation of 1024-Point Radix-2 FFT For Real-Time Communications .....	321
<i>Adnan Suleiman, Hani Saleh, Adel Hussein, David Akopian</i>	
Optimization of Propagate Partial SAD and SAD Tree Motion Estimation Hardwired Engine for H.264 .....	328
<i>Zhenyu Liu, Satoshi Goto, Takeshi Ikenaga</i>	
Highly Reliable A/D Converter Using Analog Voting .....	334
<i>Ali Namazi, Syed Askari, Mehrdad Nourani</i>	

### **Session 4.2 Simulation and Reliability (Verification and Test Track)**

Hierarchical Simulation-Based Verification of Anton, a Special-Purpose Parallel Machine .....	340
<i>J.P. Grossman, John K. Salmon, C. Richard Ho, Douglas J. Ierardi, Brian Towles, Brannon Batson, Jochen Spengler, Stanley C. Wang, Rolf Mueller, Michael Theobald, Cliff Young, Joseph Gagliardo, Martin M. Denneroff, Ron O. Dror, David E. Shaw</i>	
Post-Silicon Verification for Cache Coherence .....	348
<i>Andrew DeOrio, Adam Bauserman, Valeria Bertacco</i>	
Acquiring an Exhaustive, Continuous and Real-Time Trace from SoCs .....	356
<i>Christian Hochberger, Alexander Weiss</i>	
CrashTest: A Fast High-Fidelity FPGA-Based Resiliency Analysis Framework .....	363
<i>Andrea Pellegrini, Kypros Constantinides, Dan Zhang, Shobana Sudhakar, Valeria Bertacco, Todd Austin</i>	

### **Session 4.3 Multi-threaded and Multi-core Architectures (Processor Architecture Track)**

Exploiting Spare Resources of In-order SMT Processors Executing Hard Real-time Threads .....	371
<i>Jörg Mische, Sascha Uhrig, Florian Kluge, Theo Ungerer</i>	
Quantitative Global Dataflow Analysis on Virtual Instruction Set Simulators for Hardware/Software Co-Design .....	377
<i>Carsten Gremzow</i>	

A Simple Latency Tolerant Processor . . . . .	384
<i>Satyanarayana Nekkhalapu, Haitham Akkary, Komal Jothi, Renjith Retnamma, Xiaoyu Song</i>	
Low-Cost Open-Page Prefetch Scheduling in Chip Multiprocessors . . . . .	390
<i>Marius Grannaes, Magnus Jahre, Lasse Natvig</i>	
Simulation Points for SPEC CPU 2006 . . . . .	397
<i>Arun A. Nair, Lizy K. John</i>	
 <b>Session 5.1 VLSI Arithmetic (Logic and Circuits Track)</b>	
Synthesis of Parallel Prefix Adders Considering Switching Activities . . . . .	404
<i>Taeko Matsunaga, Shinji Kimura, Yusuke Matsunaga</i>	
Conversion Driven Design of Binary to Mixed Radix Circuits . . . . .	410
<i>Ashur Rafiev, Julian P. Murphy, Danil Sokolov, Alex Yakovlev</i>	
Systematic Design of High-Radix Montgomery Multipliers for RSA Processors . . . . .	416
<i>Atsushi Miyamoto, Naofumi Homma, Takafumi Aoki, Akashi Satoh</i>	
An Improved Micro-Architecture for Function Approximation Using Piecewise Quadratic Interpolation . . . . .	422
<i>Shai Erez, Guy Even</i>	
A Floating-Point Fused Dot-Product Unit . . . . .	427
<i>Hani H. Saleh, Earl E. Swartzlander, Jr.</i>	
 <b>Session 5.2 Modeling, Estimation, and Simulation (EDA Track)</b>	
Chip Level Thermal Profile Estimation Using On-chip Temperature Sensors . . . . .	432
<i>Yufu Zhang, Ankur Srivastava, Mohamed Zahran</i>	
Early Stage FPGA Interconnect Leakage Power Estimation . . . . .	438
<i>Shilpa Bhoj, Dinesh Bhatia</i>	
Modeling and Analysis of Non-Rectangular Transistors Caused by Lithographic Distortions . . . . .	444
<i>Aswin Sreedhar, Sandip Kundu</i>	
A Macromodel Technique for VLSI Dynamic Simulation by Mapping Pre-characterized Transitions . . . . .	450
<i>Dimitrios Bountas, George Stamoulis, Nestoras Evmorfopoulos</i>	
Pre-Si Estimation and Compensation of SRAM Layout Deficiencies to Achieve Target Performance and Yield . . . . .	457
<i>Aditya Bansal, Rama N. Singh, Saibal Mukhopadhyay, Geng Han, Fook-Luen Heng, Ching-Te Chuang</i>	
 <b>Session 5.3 Multiprocessor and Multi-core Systems (Computer Systems Track)</b>	
Frequency and Voltage Planning for Multi-Core Processors Under Thermal Constraints . . . . .	463
<i>Michael Kadin, Sherief Reda</i>	
Understanding Performance, Power and Energy Behavior in Asymmetric Processors . . . . .	471
<i>Nagesh B Lakshminarayana, Hyesoon Kim</i>	
Optimizing Data Sharing and Address Translation for the Cell BE Heterogeneous Chip Multiprocessor . . . . .	478
<i>Michael Gschwind</i>	
The 2D DBM: An Attractive Alternative to the Simple 2D Mesh Topology for On-chip Networks . . . . .	486
<i>Reza Sabbaghi-Nadooshan, Mehdi Modarressi, Hamid Sarbazi-Azad</i>	

Design and Evaluation of an Optical CPU-DRAM Interconnect . . . . .	492
<i>Amit Hadke, Tony Benavides, Rajeevan Amirtharajah, Matthew Farrens, Venkatesh Akella</i>	

**Session 6.1 Emerging Techniques (Computer Systems Track)**

Leveraging Speculative Architectures for Run-time Program Validation . . . . .	498
<i>Juan Carlos Martinez Santos, Yunsi Fei</i>	
Bridging the Gap between Nanomagnetic Devices and Circuits . . . . .	506
<i>Michael Niemier, X. Sharon Hu, Aaron Dingler, M. Tanvir Alam, G. Bernstein, W. Porod</i>	
Techniques for Increasing Effective Data Bandwidth. . . . .	514
<i>Christopher Nitta, Matthew Farrens</i>	
RMA: A Read Miss-Based Spin-Down Algorithm using an NV Cache . . . . .	520
<i>Hyotaek Shim, Jaegeuk Kim, Dawoon Jung, Jin-Soo Kim, Seungryoul Maeng</i>	
Combined Interpolation Architecture for Soft-decision Decoding of Reed-Solomon Codes . . . . .	526
<i>Jiangli Zhu, Xinmiao Zhang, Zhongfeng Wang</i>	

**Session 6.2 Timing (EDA Track)**

Timing Analysis Considering IR Drop Waveforms in Power Gating Designs . . . . .	532
<i>Shih-Hung Weng, Yu-Min Kuo, Shih-Chieh Chang, Malgorzata Marek-Sadowska</i>	
A Dynamic Accuracy-Refinement Approach to Timing-Driven Technology Mapping . . . . .	538
<i>Sz-Cheng Huang, Jie-Hong R. Jiang</i>	
Modeling and Reduction of Complex Timing Constraints in High Performance Digital Circuits. . . . .	544
<i>Nagbhushan Veerapaneni, C.Y. Roger Chen</i>	
SynECO: Incremental Technology Mapping with Constrained Placement and Fast Detail Routing for Predictable Timing Improvement . . . . .	551
<i>Anuj Kumar, Tai-Hsuan Wu, Azadeh Davoodi</i>	
Is There Always Performance Overhead for Regular Fabric? . . . . .	557
<i>Yi-Wei Lin, Malgorzata Marek-Sadowska, Wojciech Maly, Andrzej Pfitzner, Dominik Kasprowicz</i>	

**Session 6.3 Energy-Efficiency and Security in Processor Designs (Processor Architecture Track)**

Adaptive Techniques for Leakage Power Management in L2 Cache Peripheral Circuits . . . . .	563
<i>Houman Homayoun, Alex Veidenbaum, Jean-Luc Gaudiot</i>	
Energy-Aware Opcode Design . . . . .	570
<i>Balaji V. Iyer, Jason A. Poovey, Thomas M. Conte</i>	
Making Register File Resistant to Power Analysis Attacks . . . . .	577
<i>Shuo Wang, Fan Zhang, Jianwei Dai, Lei Wang, Zhijie Jerry Shi</i>	
Quantifying the Energy Efficiency of Coordinated Micro-Architectural Adaptation for Multimedia Workloads . . . . .	583
<i>Shrirang Yardi, Michael S. Hsiao</i>	
Suitable Cache Organizations for a Novel Biomedical Implant Processor. . . . .	591
<i>Christos Strydis</i>	

Issue System Protection Mechanisms . . . . .	599
<i>Pedro Chaparro, Jaume Abella, Javier Carretero, Xavier Vera</i>	

**Session 7.1 Low Power (Logic and Circuits Track)**

Power Switch Characterization for Fine-Grained Dynamic Voltage Scaling . . . . .	605
<i>Liang Di, Mateja Putic, John Lach, Ben Calhoun</i>	
A Fine-Grain Dynamic Sleep Control Scheme in MIPS R3000 . . . . .	612
<i>Naomi Seki, Lei Zhao, Jo Kei, Daisuke Ikebuchi, Yu Kojima, Yohei Hasegawa, Hideharu Amano, Toshihiro Kashima, Seidai Takeda, Mitustaka Nakata, Kimiyoshi Usami, Tetsuya Sunata, Jun Kanai, Mitaro Namiki, Masaaki Kondo, Hiroshi Nakamura</i>	
Run-time Active Leakage Reduction By Power Gating And Reverse Body Biasing: An Energy View . . . . .	618
<i>Hao Xu, Ranga Vemuri, Wen-Ben Jone</i>	
Energy-Delay Tradeoffs in 32-bit Static Shifters . . . . .	626
<i>Steven Huntzicker, Michael Dayringer, Justin Soprano, Anthony Weerasinghe, David Harris, Dinesh Patil</i>	
Reliability-Aware Dynamic Voltage Scaling for Energy-Constrained Real-Time Embedded Systems . . . . .	633
<i>Baoxian Zhao, Hakan Aydin, Dakai Zhu</i>	

**Session 7.2 Tools and Methodologies (EDA Track)**

Removing Hazards in Multi-Level Logic Optimization for Generalized Fundamental-Mode Asynchronous Circuits . . . . .	640
<i>Feng Shi</i>	
Router and Cell Library Co-development for Improving Redundant Via Insertion at Pins . . . . .	646
<i>Wei-Chih Tseng, Yu-Hsiang Chen, Rung-Bin Lin</i>	
ECO-Map: Technology Remapping for Post-Mask ECO Using Simulated Annealing . . . . .	652
<i>Nilesh A. Modi, Malgorzata Marek-Sadowska</i>	
Global Bus Route Optimization with Application to Microarchitectural Design Exploration . . . . .	658
<i>Dae Hyun Kim, Sung Kyu Lim</i>	
Fast Arbiters for On-Chip Network Switches . . . . .	664
<i>Giorgos Dimitrakopoulos, Nikos Chrysos, Kostas Galanopoulos</i>	

**Session 7.3 Cache Architectures (Processor Architecture Track)**

Re-Examining Cache Replacement Policies . . . . .	671
<i>Jason Zebchuk, Srihari Makineni, Don Newell</i>	
Two Dimensional Highly Associative Level-Two Cache Design . . . . .	679
<i>Chuanjun Zhang, Bing Xue</i>	
Exploiting Producer Patterns and L2 Cache for Timely Dependence-Based Prefetching . . . . .	685
<i>Chungsoo Lim, Gregory T. Byrd</i>	
Ring Data Location Prediction Schemes for Non-Uniform Cache Architectures . . . . .	693
<i>Sayaka Akioka, Feihui Li, Konrad Malkowski, Padma Raghavan, Mahmut Kandemir, Mary Jane Irwin</i>	



ZZ-HVS: Zig-Zag Horizontal and Vertical Sleep Transistor Sharing to Reduce Leakage Power in On-Chip SRAM Peripheral Circuits .....	699
<i>Houman Hodayoun, Mohammad Makhzan, Alex Veidenbaum</i>	

Author Index