

# **BMAS 2008**

## Proceedings of the 2008 IEEE International Behavioral Modeling and Simulation Workshop

San Jose, California

September 25-26, 2008

# Table of Contents

## Organizers

## Technical Program Committee

### Session 1: Applications of Behavioral Modeling - I

Verification of an Automotive Headlight Leveling Circuit and Application Using Smart Component Property Extraction	1
<i>Jérôme Kirscher, Michael Lenz, Dieter Metzner and Georg Pelz (Infineon Technologies AG, Germany)</i>	
Behavioural Simulation and Synthesis of Biological Neuron Systems using VHDL	7
<i>Julian Bailey, Peter Wilson, Andrew Brown and John Chad (University of Southampton, UK)</i>	
Determining the Fidelity of Hardware-In-the-Loop Simulation Coupling Systems	13
<i>Christian Koehler, Albrecht Mayer and Andreas Herkersdorf (Infineon Technologies AG, Germany)</i>	
Automated Performance Optimisation and Layout Synthesis of MEMS Accelerometer with Sigma-Delta Force-Feedback Control Loop	19
<i>Chenxu Zhao and Tom Kazmierski (University of Southampton, UK)</i>	
New Modeling and Evaluation Approach for Capacitive Occupant Detection in Vehicles	25
<i>Armin Satz (KAI Kompetenzzentrum Automobil- und Industrie- Elektronik GmbH) and Dirk Hammerschmidt (Infineon Technologies Austria AG)</i>	

### Session 2: Behavioral Modeling of Circuits and Devices

Phase Noise Simulation and Modeling of ADPLL by SystemVerilog	29
<i>Tingjun Wen and Tad Kwasniewski(Integrated Device Technology and Carleton University, Canada)</i>	
Improved Phase Noise Model for Ultra Wideband VCO	35
<i>Li Ke, Reuben Wilcock and Peter Wilson (University of Southampton, UK)</i>	

Implementation of Optical Response of Thin Film Transistor with Verilog-A for Mobile LCD Applications <i>Keiichiro Ishihara, Yasuhiko Iguchi, Makoto Watanabe, Takeyuki Tsuruma, Takeshi Sawada and Yasuhito Maki (Sony Corporation, Japan)</i>	<b>39</b>
Flash Memory Cell Compact Modeling Using PSP Model <i>Anthony Maure, Pierre Canet, Frédéric Lalande, Bertrand Delsuc and Jean Devin (University de Provence, Institut IM2NP, University Paul Cezanne, ST Microelectronics, France)</i>	<b>45</b>
Dynamic Verilog-A Model of a Magnetoresistive Spin Valve <i>Albrecht Jander, Linda Engelbrecht and Pallavi Dhagat (Oregon State University, USA)</i>	<b>50</b>

### **Session 3: Poster Session and Vendor Exhibits**

Sensitivity Analysis of Passive CAN Bus Components to Investigate Signal Integrity of CAN Network Physical Layer <i>Thang Nguyen, Joachim Haase and Georg Pelz (KAI, Austria, Fraunhofer Institute, Germany, Infineon Technologies AG, Germany)</i>	<b>55</b>
Occurrence and Simulation of Index-3 DAEs in VLSI Circuits <i>Raghuram Srinivasan and Harold W. Carter (University of Cincinnati, USA)</i>	<b>61</b>
Comparative Study on Finite Element Analysis and System Model Extraction for Non-Resonant 3-Dof Microgyroscope <i>Rana I. Shakoor, Shafaat A. Bazaz, Yongjun Lai and M. M. Hasan (Pakistan Institute of Engineering and Applied Sciences &amp; GIK institute of Engineering Sciences and Technology, Pakistan &amp; Queens University, Canada)</i>	<b>66</b>
Issues on View Switching for RF SoC Verification <i>Yifan Wang, Stefan Joeres, Ralf Wunderlich and Stefan Heinen (RTWH Aachen, Germany)</i>	<b>72</b>
An Implementation of a Biological Neural Model using Analog-Digital Integrated Circuits <i>Gary Charles, Christal Gordon and Winser Alexander (North Caroline State University, USA)</i>	<b>78</b>
Co-Simulation of Mixed HW/SW and Analog/RF Systems at Architectural Level <i>Markus Damm, Jan Haase and Christoph Grimm (Vienna University of Technology, Austria)</i>	<b>84</b>
Using Evolutionary Algorithms for Calibrating Behavioral Models <i>Saranyan Vigraham (Qualcomm, USA)</i>	<b>90</b>
Voltage-Controlled-Current-Source-Only Verilog-A Resistor Model for $R \geq 0$ <i>Laurent Lemaitre and Colin McAndrew (Freescale Semiconductor, USA)</i>	<b>93</b>

#### **Session 4: Simulation and Modeling Methods**

An Efficient Method to Simulate Threshold-Cross Events <i>Peter Fang (Texas Instruments, USA)</i>	<b>96</b>
A Case-Based Reasoning Approach for the Automatic Generation of VHDL-AMS Models <i>Ahmad Al-Kashef, Manal Zaky, Mohamed Dessouky and Hassan El-Ghitani (Mentor Graphics, Ain Shams University &amp; Misr International University, Egypt)</i>	<b>100</b>
Semantics for Rollback-Based Continuous/Discrete Simulation <i>Luiza Gheorghe, Gabriela Nicolescu and Hanifa Boucheneb (Ecole Polytechnique de Montreal, Canada)</i>	<b>106</b>
Scalable Symbolic Model Order Reduction <i>Yiyu Shi, Lei He and C.-J. Richard Shi (University of California and University of Washington, USA)</i>	<b>112</b>
Design of a Switch-Level Analog model for Verilog <i>Thomas Sheffler (Rambus, USA)</i>	<b>118</b>

#### **Session 5: Applications of Behavioral Modeling - II**

Behavioural Performance and Variation Modelling for Hierarchical Based Analogue IC Design <i>Sawal Ali, Reuben Wilcock and Peter Wilson (University of Southampton, UK)</i>	<b>124</b>
Predicting the Correlation between Analog Behavioral Models and SPICE Circuits for Robust SoC Verification <i>Vipin Sharma, Guha Lakshmanan, Sandeep Tare and Sudhind Dhamankar (Texas Instruments, USA)</i>	<b>130</b>
Behavioural Modelling for Stability of CMOS SRAM Cells Subject to Random Discrete Doping <i>Y Wang, M Zwolinski and M Merrett (University of Southampton, UK)</i>	<b>136</b>
SystemC-AMS Heterogeneous Modeling of a Capacitive Harvester of Vibration Energy <i>Ken Caluwaerts, Dimitri Galayko and Philippe Basset (Paris-VI University, Universite Paris-Est, France)</i>	<b>142</b>
A 2-D VHDL-AMS Model for Disk-Shape Piezoelectric Transducers <i>Jean-Marc Galliere, Philippe Papet and Laurent Latorre (University of Montpellier, France)</i>	<b>148</b>