
Proceedings

11th EUROMICRO Conference on DIGITAL SYSTEM DESIGN Architectures, Methods and Tools

(DSD 2008)

**September 3 - 5 2008
Parma, Italy**

Sponsored by



Los Alamitos, California
Washington • Tokyo



TABLE OF CONTENTS

WE1.1: PROSPECTIVE ASPECTS OF NETWORKS-ON-CHIP

Large Scale On-Chip Networks : An Accurate Multi-FPGA Emulation Platform	1
<i>Kouadri-Mostefaoui, Abdellah-Medjadji, Benaoumeur Senouci, Frederic Petrot</i>	
Network Interface Sharing Techniques for Area Optimized NoC Architectures	8
<i>Alberto Ferrante, Simone Medardoni, Davide Bertozzi</i>	
Efficient Application Specific Routing Algorithms for NoC Systems utilizing Partially Faulty Links	16
<i>Dario Frazzetta, Giuseppe Dimartino, Maurizio Palesi, Shashi Kumar, Vincenzo Catania</i>	
CART: Communication-Aware Routing Technique for Application-Specific NoCs	24
<i>Rafael Tornero, Juan Manuel Orduna, Andrés Mejía, José Flich, José Duato</i>	
LIME: A Low-latency and Low-complexity On-chip Mesochronous Link with Integrated Flow Control	30
<i>Sergio Saponara, Francesco Vitullo, Riccardo Locatelli, Philippe Teninge, Marcello Coppola, Luca Fanucci</i>	

WE1.2: NEWCOM++:FLEXIBLE RADIO DIGITAL DESIGN

Flexible Baseband Architectures for Future Wireless Systems	34
<i>Najam-ul-Islam Muhammad, Rizwan Rasheed, Renaud Pacalet, Raymond Knopp, Karim Khalfallah</i>	
A Lightweight Operating Environment for Next Generation Cognitive Radios	42
<i>Ismael Gómez, Vuk Marojevic, Jose Salazar, Antoni Gelonch</i>	
On Design a High Speed Sigma Delta DAC Modulator for a Digital Communication Transceiver on Chip	48
<i>Ruimin Huang, Niklas Lotze, Yiannos Manoli</i>	
A Reconfigurable LFSR for Tri-standard SDR Transceiver, Architecture and Complexity Analysis	56
<i>Laurent Alaus, Dominique Noguet, Jacques Palicot</i>	

WE1.3: FAULT TOLERANCE IN DIGITAL SYSTEM DESIGN-1

Synthesis of Flexible Fault-Tolerant Schedules with Preemption for Mixed Soft and Hard Real-Time Systems	63
<i>Viacheslav Izosimov, Paul Pop, Petru Eles, Zebo Peng</i>	
Digital Systems Architectures Based on On-line Checkers	73
<i>Martin Straka, Zdenek Kotasek, Jan Winter</i>	
Fault Models and Injection Strategies in SystemC Specifications	80
<i>Cristiana Bolchini, Antonio Miele, Donatella Sciuto</i>	
An Efficient Multiple-Parity Generator Design for On-Line Testing on FPGA	88
<i>Petr Fišer, Pavel Kubalík, Hana Kubátová</i>	
Experimental SEU Impact on Digital Design Implemented in FPGAs	92
<i>Jirí Kvasnicka, Pavel Kubalík, Hana Kubátová</i>	

WE1.4: SYSTEM-LEVEL ENERGY OPTIMIZATION OF EMBEDDED SOFTWARE

Temperature and Leakage Aware Power Control for Embedded Streaming Applications	96
<i>Andrea Alimonda, Andrea Acquaviva, Salvatore Carta</i>	
Source-Level Estimation of Energy Consumption and Execution Time of Embedded Software	104
<i>Carlo Brandolese</i>	
Embedded Multicore Implementation of a H.264 Decoder with Power Management Considerations	113
<i>S. Bilavarn, C. Belleudy, M. Auguin, T. Dupont, A.M. Fouilliant</i>	

WE2.1: MPSOC AND INTERCONNECTS

A Network-on-Chip Channel Allocator for Run-Time Task Scheduling in Multi-Processor System-on-Chips	120
<i>Markus Winter, Gerhard P. Fettweis</i>	
A Network on Chip Architecture for Heterogeneous Traffic Support with Non-Exclusive Dual-Mode Switching	128
<i>Simone Secchi, Francesca Palumbo, Danilo Pani, Luigi Raffo</i>	
A Look-Ahead Task Management Unit for Embedded Multi-Core Architectures	136
<i>Magnus Sjölander, Andrei Terechko, Marc Duranton</i>	
A Modular Approach to Model Heterogeneous MPSoC at Cycle Level	145
<i>Matteo Monchiero, Gianluca Palermo, Cristina Silvano, Oreste Villa</i>	
Performance and Timing Yield Enhancement using Highway-on-Chip Planning	152
<i>Ali Jahanian, Morteza Saheb Zamani</i>	
An Analysis of Connectivity and Yield for 2D Mesh Based NoC with Interconnect Router Failures	160
<i>Thomas Sodring, Ashild Gronstad Solheim, Tor Skeie, Sven-Arne Reinemo</i>	

WE2.2: VIDEO AND IMAGE PROCESSING

Application Specific Programmable IP Core for Motion Estimation: Technology Comparison Targeting Efficient Embedded Co-Processing Units	166
<i>Nuno Sebastiao, Tiago Dias, Nuno Roma, Paulo Flores, Leonel Sousa</i>	
Analyzing Scalability of Deblocking Filter of H.264 via TLP Exploitation in a New Many-Core Architecture	174
<i>Roberto Giorgi, Zdravko Popovic, Nikola Puzovic, Arnaldo Azevedo, Ben Juurlink</i>	
Design of a Two Dimensional PRSI Image Processor	180
<i>Theja Tulabandhula, Amit Patra, Nirmal B. Chakrabarti</i>	
A Hardware Design for Camera-Based Power Management of Computer Monitor	188
<i>Vasily Moshnyaga, Koji Hashimoto, Tadashi Suetsugu</i>	
Co-design and Implementation of the H.264/AVC Motion Estimation Algorithm Using Co-simulation	195
<i>R.R. Colenbrander, A.S. Damstra, C.W. Korevaar, C.A. Verhaar, A. Molderink</i>	

WE2.3: FAULT TOLERANCE IN DIGITAL SYSTEM DESIGN-II

A Low-Cost Cache Coherence Verification Method for Snooping Systems	201
<i>Demid Borodin, B.H.H. Juurlink</i>	
Dependability Evaluation of Real Railway Interlocking Device	210
<i>Radek Dobias, Jan Konarski, Hana Kubatova</i>	
Formulating MITF for a Multicore Processor with SEU Tolerance	216
<i>Toshimasa Funaki, Toshinori Sato</i>	
Mapping a Fault-Tolerant Distributed Algorithm to Systems on Chip	224
<i>Gottfried Fuchs, Matthias Függer, Ulrich Schmid, Andreas Steininger</i>	
Concurrent Error Detection for a Network of Combinational Logic Blocks Implemented with Memory Embedded in FPGAs.....	232
<i>Andrzej Krasniewski</i>	

WE2.4: POWER ISSUES

Analysis of Power Management Strategies for a Large-Scale SoC Platform in 65nm Technology	238
<i>Andrea Marongiu, Luca Benini, Andrea Acquaviva, Andrea Bartolini</i>	
Restricted Chaining and Fragmentation Techniques in Power Aware High Level Synthesis.....	246
<i>Alberto A. Del Barrio, Maria C. Molina, Jose M. Mendias, Esther Andres, Roman Hermida</i>	
Power Optimization of Asynchronous Circuits through Simultaneous V_{dd} and V_{th} Assignment and Template Sizing	253
<i>Behnam Ghavami, Mehrshad Khosraviani, Hossein Pedram</i>	
Why to Use Dual-V_t, If Single-V_t Serves the Purpose Better under Process Parameter Variations?	261
<i>Sudip Roy, Ajit Pal</i>	
Reimbursing the Handshake Overhead of Asynchronous Circuits using Compiler Pre-Synthesis Optimizations.....	269
<i>Sharareh ZamanZadeh, Mohammad Mirza-Aghatabar, Mehrdad Najibi, Hossein Pedram, Abolghasem Sadeghi</i>	
Integrating Clock Gating and Power Gating for Combined Dynamic and Leakage Power Optimization in Digital CMOS Circuits.....	277
<i>Enrico Macii, Leticia Bolzani, Andrea Calimera, Alberto Macii, Massimo Poncino</i>	

TH1.1: DESIGN, MODELING AND VERIFICATION OF CACHE AND CACHE-BASED SYSTEMS

Leveraging Data Promotion for Low Power D-NUCA Caches	283
<i>Alessandro Bardine, Manuel Comparetti, Pierfrancesco Foglia, Giacomo Gabrielli, Cosimo Antonio Prete, Per Stenström</i>	
Revisiting the Cache Effect on Multicore Multithreaded Network Processors	293
<i>Zhen Liu, Jia Yu, Xiaojun Wang, Bin Liu, Laxmi Bhuyan</i>	
Using Empirical Science to Engineer Systems: Optimizing Cache for Power and Performance	301
<i>Ahmed Abdallah, Wayne Wolf, Graham Hellestrand</i>	

Reducing Leakage through Filter Cache	310
<i>Roberto Giorgi, Paolo Bennati</i>	

TH1.2: FPGA AND RECONFIGURABLE ARCHITECTURES-I

Communication Network Reconfiguration Overhead Optimization in Programmable Processor Array Architectures.....	318
<i>Christophe Wolinski, Krzysztof Kuchcinski, Jürgen Teich, Frank Hannig</i>	
Hardware/Software FPGA-based Network Emulator for High-speed On-board Communications.....	326
<i>Sergio Saponara, Nicola E. L'Insalata, Tony Bacchillone, Esa Petri, Iacopo Del Corona, Luca Fanucci</i>	
Virtual Scan Chains for Online Testing of FPGA-based Embedded Systems	333
<i>Alessandro Cilaro, Nicola Mazzocca, Luigi Coppolino</i>	
Pin-limited Frequency Downscaler AHB Bridge for ASIC to FPGA Communication.....	340
<i>Tommaso Cecchini, Francesco Sechi, Luca Bacciarelli, Luca Mostardini, Francesco Battini, Luca Fanucci, Marco De Marinis</i>	
Implementation of Self-Timed Circuits onto FPGAs Using Commercial Tools	346
<i>Maurizio Tranchero, Leonardo M. Reyneri</i>	

TH1.3: APPLICATIONS OF DIGITAL SYSTEMS

PUFFIN: A Novel Compact Block Cipher Targeted to Embedded Digital Systems	354
<i>Huiju Cheng, Howard M. Heys, Cheng Wang</i>	
Utilization of all Levels of Parallelism in a Processor Array with Subword Parallelism.....	362
<i>Rainer Schaffer, Renate Merker, Frank Hannig, Jürgen Teich</i>	
Digital Nuclear Magnetic Resonance Acquisition Channel	370
<i>Paola Baldrighi, Marco Castellano, Carla Vacchi, Davide Canina, Paolo Golzi, Gianni Ferrante</i>	
Fast FPGA-based Trigger and Data Acquisition System for the CERN Experiment NA62: Architecture and Algorithms	376
<i>G. Collazuol, S. Galeotti, E. Imbergamo, G. Lamanna, G. Magazzu, M. Sozzi</i>	
A Novel Digital Ultrasound System for Experimental Research Activities	384
<i>L. Bassi, E. Boni, A. Cellai, A. Dallai, F. Guidi, S. Ricci, P. Tortoli</i>	
A Parallel and Modular Architecture for 802.16e LDPC Codes.....	389
<i>François Charot, Christophe Wolinski, Nicolas Fau, François Hamon</i>	
WirelessUSB – Performance Analysis of an Embedded System in a Peer-to-Peer Application.....	393
<i>Stefano Recchi, Maurizio Persichitti, Massimo Conti</i>	
Design of a Distributed Embedded System for Domotic Applications	398
<i>Francesco Sechi, Luca Fanucci, Stefano Luschi, Simone Perini, Matteo Madesani</i>	
An Embedded Acquisition System for Remote Monitoring of Tire Status in F1 Race Cars through Thermal Images	403
<i>G. Danese, M. Giachero, F. Leporati, N. Nazzicari, M. Nobis</i>	
Design of a High Performance Traffic Generator on Network Processor	409
<i>Gianni Antichi, Andrea Di Pietro, Domenico Ficara, Stefano Giordano, Gregorio Procissi, Fabio Vitucci</i>	

Implementation of Microprogrammed Hard Disk Drive Servo Sequencer	413
<i>Paola Baldrighi, Marco Maurizio Maggi, Marco Castellano, Carla Vacchi, Davide Crespi, Piero Bonifacino</i>	

Quantum-Dot Cellular Automata Serial Comparator	418
<i>Blaz Lamprecht, Luka Stepancic, Igor Vizec, Bostjan Zankar, Miha Mraz, Iztok Lebar Bajec, Primož Pecar</i>	

TH1.4: SYNTHESIS

Design Flow of Dynamically-Allocated Data Types in Embedded Applications Based on Elitist Evolutionary Computation Optimization	424
<i>José L. Risco-Martín, David Atienza, J. Ignacio Hidalgo, Juan Lanchares</i>	

Exploiting Internal Operation Patterns during the High-Level Synthesis of Time-Constrained Circuits	433
<i>Pedro L. García-Repetto, María C. Molina, Rafael Ruiz-Sautua, Guillermo Botella</i>	

Multi-Objective Statistical Yield Enhancement using Evolutionary Algorithm	441
<i>Minoo Mirsaedi, Morteza Saheb Zamani, Mehdi Saeedi</i>	

Technology Library Modelling for Information-driven Circuit Synthesis	449
<i>Lech Józwiak, Szymon Bieganski</i>	

Evaluation and Improvement of Quantum Synthesis Algorithms based on a Thorough Set of Metrics	459
<i>Mehdi Saeedi, Naser Mohammad Zadeh, Mehdi Sedighi, Morteza Saheb Zamani</i>	

A Scheduling Postprocessor to Exploit Morphable RTL Components During High-Level Synthesis	463
<i>George Economakos, Sotiris Xydīs</i>	

FR1.1: PLANNING AND OPTIMIZATION OF SENSOR NETWORK SYSTEMS-I

A Novel Technique for Low Latency Data Gathering in Wireless Sensor Networks	469
<i>Itziar Marín, Aitzol Zuloaga, Iker Losada</i>	

A Solar-powered Video Sensor Node for Energy Efficient Multimodal Surveillance	478
<i>Michele Magno, Davide Brunelli, Piero Zappi, Luca Benini</i>	

Exploiting WSN for Audio Surveillance Applications: The VoWSN Approach	486
<i>Roberto Alesii, Fabio Graziosi, Luigi Pomante, Claudia Rinaldi</i>	

Code Generation from Statecharts: Simulation of Wireless Sensor Networks	491
<i>Marcello Mura, Maria Giovanna Sami</i>	

FR1.2: HARDWARE CHECKING

Improving SER Immunity of Combinational Logic Using Combinations of Spatial and Temporal Checking	499
<i>Tsau-Shuan Wu, Cengiz Alkan, Tom W. Chen</i>	

Identifying a Subset of System Verilog Assertions for Efficient Bounded Model Checking	506
<i>Robert Wille, Görschwin Fey, Marc Messing, Gerhard Angst, Lothar Linhard, Rolf Drechsler</i>	

How to Live with Uncertainties: Exploiting the Performance Benefits of Self-Timed Logic In Synchronous Design	514
<i>G. Paci, A. Nackaerts, F. Catthoor, L. Benini, P. Marchal</i>	
An Efficient Non-Tree Clock Routing Algorithm for Reducing Delay Uncertainty	522
<i>Morteza Saheb Zamani, Maryam Taajobian, Mehdi Saeedi</i>	
SDIVA: Structural Delay Insensitivity Verification Analysis Method for Bit-Level Pipelined Systolic Arrays with Early Output Evaluation	530
<i>A. Neslin Ismailoglu, Murat Askar</i>	

FR1.3: FPGA AND RECONFIGURABLE ARCHITECTURES-II

VLSI Implementation of a Cryptography-Oriented Reconfigurable Array	536
<i>Scott Miller, Ambrose Chu, Mihai Sima, Michael McGuire</i>	
A New Array Fabric for Coarse-Grained Reconfigurable Architecture	545
<i>Yoonjin Kim, Rabi N. Mahapatra</i>	
Power/Area Analysis of a FPGA-Based Open-Source Processor using Partial Dynamic Reconfiguration	553
<i>Izhar Zaidi, Atukem Nabina, C.N. Canagarajah, Jose Nunez-Yanez</i>	
System-on-an-FPGA Design for Real-time Particle Track Recognition and Reconstruction in Physics Experiments	560
<i>Ming Liu, Wolfgang Kuehn, Zhonghai Lu, Axel Jantsch</i>	

FR1.4: DESIGN METHODOLOGIES

IRIS: A Firmware Design Methodology for SIMD Architectures	567
<i>Jan Jacobs, Leroy van Engelen, Jan Kuper, Gerard J.M. Smit, Rui Dai</i>	
Measurement, Analysis and Modeling of RTOS System Calls Timing	576
<i>Carlo Brandolese, William Fornaciari</i>	
Development of Functional Delay Tests	584
<i>Eduardas Bareiša, Vacius Jusas, Kestutis Motiejunas, Rimantas Šeinauskas</i>	
Application Analysis for Parallel Processing	591
<i>Muhammad Rashid, Damien Picard, Bernard Pottier</i>	
Discrete Particle Swarm Optimization for Multi-objective Design Space Exploration	599
<i>Gianluca Palermo, Cristina Silvano, Vittorio Zaccaria</i>	
Cellflow: A Parallel Application Development Environment with Run-Time Support for the Cell BE Processor	603
<i>Martino Ruggiero, Michele Lombardi, Michela Milano, Luca Benini</i>	
Exploring ISS Abstractions for Embedded Software Design	609
<i>Sebastien Fontaine, Luc Fillion, Guy Bois</i>	
High Performance Computing for Embedded System Design: A Case Study	614
<i>Vincenzo Catania, Gianmarco De Francisci Morales, Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti</i>	
Automatic Identification of Parallelism in Handel-C	618
<i>Joseph C. Libby, Farnaz Gharibian, Kenneth B. Kent</i>	
A Variable Length Vector Pipeline Architecture Design Methodology	623
<i>Takashi Kambe, Makoto Saituji</i>	

FR2.1: PLANNING AND OPTIMIZATION OF SENSOR NETWORK SYSTEMS-II

Ultra-Low Power Passive UHF RFID for Wireless Sensor Networks	627
<i>R. Morales-Ramos, A. Vaz, D. Pardo, R. Berenguer</i>	
Models and Tradeoffs in WSN System-Level Design	632
<i>Simone Campanoni, William Fornaciari</i>	
Pearson-based Analysis of Positioning Error Distribution in Wireless Sensor Networks	641
<i>Stefano Tennina, Marco Di Renzo, Fabio Graziosi, Fortunato Santucci</i>	
On the Need for Passive Monitoring in Sensor Networks	649
<i>Abdalkarim Awad, Rodrigo Nebel, Reinhard German, Falko Dressler</i>	

FR2.2: DEPENDABILITY AND TESTING OF DIGITAL SYSTEMS-I

Efficient Test Pattern Compression Method Using Hard Fault Preferring	656
<i>Jiri Jenicek</i>	
Digital Implementation of a BIST Method based on Binary Observations	662
<i>C. Le Blanc, E. Colinet, J. Juillard, L. Anghel</i>	
Generating RTL Synthesizable Code from Behavioral Testbenches for Hardware-Accelerated Verification	667
<i>Mohammad Reza Kakoei, Mohammad Riazati, Siamak Mohammadi</i>	
Power Conscious RTL Test Scheduling	674
<i>Jaroslav Skarvada, Zdenek Kotasek, Tomas Herrman</i>	
Hierarchical Analysis of Short Defects between Metal Lines in CMOS IC	682
<i>Witold A. Pleskacz, Maksim Jenihhin, Jaan Raik, Michal Rakowski, Raimund Ubar, Wieslaw Kuzmicz</i>	
Functional Verification of a USB Host Controller	688
<i>Primož Puhar, Andrej Zemva</i>	

FR2.3: DIGITAL SIGNAL PROCESSING-I

An FPGA Implementation of a Quadruple-Based Multiplier for 4D Clifford Algebra	694
<i>S. Franchini, A. Gentile, F. Sorbello, G. Vassallo, S. Vitabile</i>	
On the Use of Diminished-1 Adders for Weighted Modulo $2n + 1$ Arithmetic Components	703
<i>H.T. Vergos, D. Bakalis</i>	
A New Rounding Algorithm for Variable Latency Division and Square Root Implementations	711
<i>D. Piso, J.D. Bruguera</i>	
An RNS based Specific Processor for Computing the Minimum Sum-of-Absolute-Differences	719
<i>Pedro Miguens Matutino, Leonel Sousa</i>	

FR2.4: SYSTEM SYNTHESIS

Logic Transformations by Multiple Wire Network Addition	727
<i>Enrique San Millán, Luis A. Entrena, José A. Espejo</i>	
On Projecting Sums of Products.....	735
<i>Anna Bernasconi, Valentina Ciriani, Roberto Cordone</i>	
On Lookup Table Cascade-Based Realizations of Arbiters	743
<i>Petr Mikusek, Vaclav Dvorak</i>	
A Fast Transformation-Based Synthesis Algorithm for Reversible Circuits.....	751
<i>Ehsan K. Ardestani, Morteza Saheb Zamani, Mehdi Sedighi</i>	

FR3.1: WIRELESS SYTEMS

A Wireless Sensor Platform for Assistive Technology Applications.....	755
<i>Valentina Bianchi, Ferdinando Grossi, Guido Matrella, Iliaria De Munari, Paolo Ciampolini</i>	
Reliable Data Transmission over Simple Wireless Channels: A Case Study.....	763
<i>Pawel Gburzynski, Bozena Kaminska, Ashikur Rahman</i>	
A Long-term Wearable Vital Signs Monitoring System using BSN	771
<i>D.G. Guo, Francis E.H. Tay, L. Xu, L.M. Yu, M.N. Nyan, F.W. Chong, K.L. Yap, B. Xu</i>	
Design of an Ultra Low-Power RFID Baseband Processor Featuring an AES Cryptography Engine	777
<i>Andrea Ricci, Matteo Grisanti, Iliaria De Munari, Paolo Ciampolini</i>	
Transaction Level Modeling and Performance Analysis in SystemC of IEEE 802.15.4 Wireless Standard	785
<i>A. Mignogna, M. Conti, M. D'Angelo, M. Baleani, A. Ferrari</i>	
Architecture of a Power-Gated Wireless Sensor Node	790
<i>Goran Panic, Daniel Dietterle, Zoran Stamenkovic</i>	
A Hardware Implementation of CURUPIRA Block Cipher for Wireless Sensors	796
<i>Paris Kitsos, George Selimis, Odysseas Koufopavlou, Athanassios N. Skodras</i>	

FR3.2: DEPENDABILITY AND TESTING OF DIGITAL SYSTEMS-II

Architectural Synthesis with Control Data Flow Extraction toward an Asynchronous CAD Tool.....	800
<i>Morteza Damavandpeyma, Siamak Mohammadi</i>	
TASTE: Testability Analysis Engine and Opened Libraries for Digital Data Path.....	808
<i>Josef Strnadel</i>	
Embedded Diagnostic Logic Test Exploiting Regularity	816
<i>H.T. Vierhaus, R. Kothe</i>	
On the Complexity of Error Detection Functions for Redundant Residue Number Systems	823
<i>Tsutomu Sasao, Yukihiro Iguchi</i>	

FR3.3: DIGITAL SIGNAL PROCESSING-II

Programmable Numerical Function Generators for Two-Variable Functions	831
<i>Shinobu Nagayama, Jon T. Butler, Tsutomu Sasao</i>	
SIMD Enhancements for a Hough Transform Implementation	839
<i>Francisco J. Jaime, Javier Hormigo, Julio Villalba, Emilio L. Zapata</i>	
Hardware-oriented Adaptation of a Particle Swarm Optimization Algorithm for Object Detection	844
<i>Shahid Mehmood, Stefano Cagnoni, Monica Mordonini, Guido Matrella</i>	

FR3.4: PARALLEL ARCHITECTURES

Acceleration of Smith-Waterman using Recursive Variable Expansion.....	852
<i>Zubair Nawaz, Mudassir Shabbir, Zaid Al-Ars, Koen Bertels</i>	
Maximizing Resource Utilization by Slicing of Superscalar Architecture.....	860
<i>Shruti Patil, Venkatesan Muthukumar</i>	
Author Index	