

Proceedings

22nd International Conference on VLSI Design

**Held jointly with
8th International Conference on Embedded Systems**

New Delhi, India

5-9 January 2009

Technical Co-Sponsorship
IEEE Circuits and Systems Society
IEEE Solid State Circuits Society
IEEE Electron Devices Society

Sponsored by
VLSI Society of India

Sister Conference
IEEE/ACM Design Automation Conference



Los Alamitos, California
Washington • Tokyo



Table of Contents

VLSI Design 2009

| | |
|---|--|
| Message from the General Chairs | |
| Message from the Program Chairs | |
| Message from the Organizing Chair | |
| Conference Steering Committee | |
| Conference Committee | |
| Technical Program Committee | |
| Reviewers | |
| Tutorial Committee | |
| VLSI Design 2008 Fellowship Recipients | |
| VLSI Design 2008 Awards | |
| VLSI Design Conference History | |
| Embedded Systems Design Conference History | |
| About the Cover | |
| Invited Keynote Speakers | |

Invited Talks/Special Sessions

Chair: Rajiv Kapur

| | |
|---|--|
| A Decade of Platform-Based Design: A Look Backwards, a Look Forwards.....1 | |
| <i>Grant Martin, Chief Scientist, Tensilica</i> | |
| Analog IC Design in Nanometer CMOS Technologies2 | |
| <i>Willy Sansen, K.U. Leuven Belgium</i> | |
| Common Power Format: A User-driven Ecosystem for Proven Low Power Design Flows3 | |
| <i>Sumit DasGupta, Senior Vice President, Si2</i> | |
| The Future of Low Power Design is Here: IEEE P1801, aka, UPF 2.04 | |
| <i>Stephen Bailey, Director Product Marketing, Mentor Graphics</i> | |
| Making Sense Out of the Potential Babble of Low Power Standards.....5 | |
| <i>Gary Delp, Distinguished Engineer, LSI Corp</i> | |
| DFX and Productivity6 | |
| <i>Robert C Aitken, R&D Fellow, ARM</i> | |
| Computational Lithography - Moore Bang for Your Buck7 | |
| <i>Vivek Singh, Senior Principal Engineer, Intel</i> | |

Made For India Forum

| | |
|---------------------------|---|
| Made For India Forum..... | 8 |
| <i>Chair: Rajiv Kapur</i> | |

VLSI Design Conference 2009 – Panels

Chair: Rajiv Kapur

| | |
|--|----|
| IP Panel Topic: Why is Design Automation and Reuse of Analog Designs Increasingly Trailing the Digital World?..... | 9 |
| <i>Organizers: Ghasi Agarwal and Prakash Bare</i> | |
| EDA Panel Topic: EDA Made-in-India: Fact or Fiction? | 10 |
| <i>Organizers: Raman Santhanakrishnan and Yatin Trivedi</i> | |
| Made For India Panel Topic: Solutions for a Small Car – Made for India and Made in India..... | 11 |
| <i>Organizers: India Semiconductor Association</i> | |
| Embedded SW Panel Topic: Accelerating Embedded System Design..... | 12 |
| <i>Organizers: Techonline</i> | |

Tutorials

| | |
|---|----|
| Defect Aware to Power Conscious Tests – The New DFT Landscape | 13 |
| <i>Nilanjan Mukherjee, Janusz Rajski, and Jerzy Tyszer</i> | |
| Techniques for the Design of Low Voltage Power Efficient Analog and Mixed Signal Circuits | 16 |
| <i>J. Ramirez-Angulo, Ramon G. Carvajal, and Antonio Lopez-Martin</i> | |
| Power Reduction Techniques and Flows at RTL and System Level..... | 18 |
| <i>Anmol Mathur and Qi Wang</i> | |
| Security and Dependability of Embedded Systems: A Computer Architects’ Perspective..... | 20 |
| <i>Jörg Henkel, Vijaykrishnan Narayanan, Sri Parameswaran, and Roshan Ragel</i> | |
| Design for Manufacturability and Reliability in Nano Era..... | 23 |
| <i>Goutam Debnath and Paul Thadikaran</i> | |
| Negative Feedback System and Circuit Design..... | 25 |
| <i>Nagendra Krishnapura and Shanthi Pavan</i> | |
| Synthesis and Testing for Low Power | 27 |
| <i>Ajit Pal and Santanu Chattopadhyay</i> | |
| Power Management for Mobile Multimedia: From Audio to Video and Games..... | 29 |
| <i>Samarjit Chakraborty and Ye Wang</i> | |
| Robust Circuit Design: Challenges and Solutions..... | 31 |
| <i>Saurabh K. Tiwary, Amith Singhee, and Vikas Chandra</i> | |

Session 1A: Low Power Design for Wireless Communication

| | |
|--|----|
| Design-Space Exploration of Energy-Delay-Area Efficient Coarse-Grain Reconfigurable Datapath..... | 33 |
| <i>Sohan Purohit, Marco Lanuzza, Stefania Perri, Pasquale Corsonello, and Martin Margala</i> | |
| Low-Power VLSI Design of LDPC Decoder Using DVFS for AWGN Channels..... | 39 |
| <i>Wei Huang Wang, Gwan Choi, and Kiran K. Gunnam</i> | |
| Environment and Process Adaptive Low Power Wireless Baseband Signal Processing Using Dual Real-Time Feedback | 45 |
| <i>Muhammad Mudassar Nisar and Abhijit Chatterjee</i> | |

Session 1B: SoC Verification

| | |
|--|----|
| Efficient Techniques for Directed Test Generation Using Incremental Satisfiability | 51 |
| <i>Prabhat Mishra and Mingsong Chen</i> | |
| Inline Assertions – Embedding Formal Properties in a Test Bench..... | 57 |
| <i>Aritra Hazra, Priyankar Ghosh, Pallab Dasgupta, and Partha Pratim Chakrabarti</i> | |
| Dedicated Rewriting: Automatic Verification of Low Power Transformations in RTL | 63 |
| <i>Vinod Viswanath, Shobha Vasudevan, and Jacob A. Abraham</i> | |

Session 1C: Fault Diagnosis

| | |
|--|----|
| A Novel Approach for Improving the Quality of Open Fault Diagnosis | 69 |
| <i>Koji Yamazaki, Toshiyuki Tsutsumi, Hiroshi Takahashi, Yoshinobu Higami, Takashi Aikyo, Yuzo Takamatsu, Hiroyuki Yotsuyanagi, and Masaki Hashizume</i> | |
| Fault Effect of Open Faults Considering Adjacent Signal Lines in a 90 nm IC..... | 75 |
| <i>Hiroyuki Yotsuyanagi, Masaki Hashizume, Toshiyuki Tsutsumi, Koji Yamazaki, Takashi Aikyo, Yoshinobu Higami, Hiroshi Takahashi, and Yuzo Takamatsu</i> | |
| Efficient Grouping of Fail Chips for Volume Yield Diagnostics | 81 |
| <i>Lavanya Jagan, Ratan Deep Singh, V. Kamakoti, and Ananta K. Majhi</i> | |

Session 2A: Analog and Mixed Signal I

| | |
|--|----|
| 100KHz-20MHz Programmable Subthreshold G_m -C Low-Pass Filter in 0.18 μ -m CMOS..... | 87 |
| <i>S. Ramasamy, B. Venkataramani, R. Niranjini, and K. Suganya</i> | |
| A 20MS/s 5.6 mW 6b Asynchronous ADC in 0.6 μ m CMOS..... | 93 |
| <i>Theja Tulabandhula and Yujendra Mitikiri</i> | |
| Design of a Low Power, Variable-Resolution Flash ADC..... | 99 |
| <i>Sreehari Veeramachaneni, A. Mahesh Kumar, Venkat Tummala, and M.B. Srinivas</i> | |

Session 2B: Floorplanning and Analog Layout

| | |
|--|-----|
| Floorplanning for Partial Reconfiguration in FPGAs | 105 |
| <i>Pritha Banerjee, Megha Sangtani, and Susmita Sur-Kolay</i> | |
| Efficient Synthesis of a Uniformly Spread Layout Aware Pareto Surface for Analog Circuits | 111 |
| <i>Almitra Pradhan and Ranga Vemuri</i> | |
| Efficient Analog/RF Layout Closure with Compaction Based Legalization | 117 |
| <i>Subramanian Rajagopalan, Sambuddha Bhattacharya, and Shabbir H. Batterywala</i> | |

Session 2C: Network on Chip

| | |
|---|-----|
| Improving Scalability and Per-core Performance in Multi-cores through Resource Sharing and Reconfiguration | 123 |
| <i>Tameesh Suri and Aneesh Aggarwal</i> | |
| Forecasting-Based Dynamic Virtual Channels Allocation for Power Optimization of Network-on-Chips | 129 |
| <i>Amir-Mohammad Rahmani, Masoud Daneshtalab, Ali Afzali-Kusha, Saeed Safari, and Masoud Pedram</i> | |
| Negative Exponential Distribution Traffic Pattern for Power/Performance Analysis of Network on Chips | 135 |
| <i>Amir-Mohammad Rahmani, Iman Kamali, Pejman Lotfi-Kamran, Ali Afzali-Kusha, and Saeed Safari</i> | |
| Latency, Power and Performance Trade-offs in Network-on-Chips by Link Microarchitecture Exploration..... | 141 |
| <i>Basavaraj Talwar, Shailesh Kulkarni, and Bharadwaj Amrutur</i> | |

Session 3A: Low Power Device Technology

| | |
|---|-----|
| A Low Voltage CMOS Proportional-to-Absolute Temperature Current Reference | 147 |
| <i>Sanjay Kumar Wadhwa</i> | |
| Novel MOS Decoupling Capacitor Optimization Technique for Nanotechnologies | 151 |
| <i>Bardia Bozorgzadeh and Ali Afzali-Kusha</i> | |
| Switched-Capacitor Based Buck Converter Design Using Current Limiter for Better Efficiency and Output Ripple | 157 |
| <i>Tamal Das and Pradip Mandal</i> | |

Session 3B: System Synthesis

| | |
|--|-----|
| Reversible Logic Synthesis with Output Permutation | 163 |
| <i>Robert Wille, Daniel Große, Gerhard W. Dueck, and Rolf Drechsler</i> | |
| Cone Resynthesis ECO Methodology for Multi-Million Gate Designs..... | 169 |
| <i>Suresh Raman and Mike Lubyanskiy</i> | |
| A General Approach to High-Level Energy and Performance Estimation in SoCs | 174 |
| <i>Sandro Penolazzi, Ahmed Hemani, and Luca Bolognino</i> | |
| Exploiting Hybrid Analysis in Solving Electrical Networks | 180 |
| <i>V. Siva Sankar, H. Narayanan, and Sachin B. Patkar</i> | |

Session 3C: Test Generation

| | |
|--|-----|
| The Effect of Filling the Unspecified Values of a Test Set on the Test Set Quality | 186 |
| <i>Irith Pomeranz and Sudhakar M. Reddy</i> | |
| New Techniques for Accelerating Small Delay ATPG and Generating Compact Test Sets..... | 192 |
| <i>Boxue Yin, Dong Xiang, and Zhen Chen</i> | |
| TIGUAN: Thread-Parallel Integrated Test Pattern Generator Utilizing Satisfiability Analysis..... | 198 |
| <i>Alejandro Czutro, Iliia Polian, Matthew Lewis, Piet Engelke, Sudhakar M. Reddy, and Bernd Becker</i> | |
| An ILP Based ATPG Technique for Multiple Aggressor Crosstalk Faults Considering the Effects of Gate Delays | 204 |
| <i>Kunal Ganeshpure and Sandip Kundu</i> | |

Session 4A: Advanced Device Modeling

| | |
|---|-----|
| Concept of “Crossover Point” and its Application on Threshold Voltage Definition for Undoped-Body Transistors | 210 |
| <i>Ratul Kumar Baruah and Santanu Mahapatra</i> | |
| Extended-Sakurai-Newton MOSFET Model for Ultra-Deep-Submicrometer CMOS Digital Design..... | 216 |
| <i>Nishant Chandra, Apoorva Kumar Yati, and A.B. Bhattacharyya</i> | |
| Measurement and Analysis of Parasitic Capacitance in FinFETs with High-k Dielectrics and Metal-Gate Stack | 222 |
| <i>Abhisek Dixit, Anirban Bandhyopadhyay, Nadine Collaert, Kristin De Meyer, and Malgorzata Jurczak</i> | |

Session 4B: Application-Specific Architectures and Reconfigurable Computing

- Design, Implementation and Validation of an Open Source IP-PBX/VoIP Gateway SoC228
*Spyros Apostolacos, George Lykakis, Apostolos Meliones, Vassilis Vlagoulis,
Emmanuel Touloupis, and George Konstantoulakis*
- Efficient Implementation of Floating-Point Reciprocator on FPGA234
Manish Kumar Jaiswal and Nitin Chandrachoodan

Invited Talk

- ReConfigurable Technologies239
Mona Mathur

Session 4C: Embedded Systems I

- High-Speed On-Chip Event Counters for Embedded Systems.....240
Nilanjan Mukherjee, Artur Pogiel, Janusz Rajska, and Jerzy Tyszer
- A Workbench for Analytical and Simulation Based Design Space Exploration
of Software Defined Radios.....246
T. Kempf, S. Wallentowitz, G. Ascheid, R. Leupers, and H. Meyr
- Improved-Quality Real-Time Stereo Vision Processor.....252
Sang-Kyo Han, SeongHoon Woo, Mun-Ho Jeong, and Bum-Jae You

Session 5A: SRAM and Random Number Generation

- A 7T/14T Dependable SRAM and its Array Structure to Avoid Half Selection258
*Hidehiro Fujiwara, Shunsuke Okumura, Yusuke Iguchi, Hiroki Noguchi, Hiroshi Kawaguchi,
and Masahiko Yoshimoto*
- A 4Gbps 0.57pJ/bit Process-Voltage-Temperature Variation Tolerant All-Digital
True Random Number Generator in 45nm CMOS.....264
Suresh Srinivasan, Sanu Mathew, Vasantha Erraguntla, and Ram Krishnamurthy
- Single Ended Static Random Access Memory for Low- V_{dd} , High-Speed
Embedded Systems270
Jawan Singh, Jimson Mathew, Saraju P. Mohanty, and Dhiraj K. Pradhan

Session 5B: Secure VLSI Design

- Encoding of Floorplans through Deterministic Perturbation.....276
Debasri Saha and Susmita Sur-Kolay
- Design Optimization and Automation for Secure Cryptographic Circuits.....282
Kuan Jen Lin, Yi Tang Chiu, and Shan Chien Fang
- A Novel Sustained Vector Technique for the Detection of Hardware Trojans.....288
Mainak Banga and Michael S. Hsiao

Session 5C: Embedded Systems II

| | |
|--|-----|
| Efficient Placement of Compressed Code for Parallel Decompression..... | 294 |
| <i>Xiaoke Qin and Prabhat Mishra</i> | |
| FPGA Based High Performance Double-Precision Matrix Multiplication | 300 |
| <i>Vinay B.Y. Kumar, Siddharth Joshi, Sachin B. Patkar, and H. Narayanan</i> | |
| FPGA Implementation of Support Vector Machine Based Isolated Digit Recognition System..... | 306 |
| <i>J. Manikandan, B. Venkataramani, and V. Avanthi</i> | |
| A “Stitch” in Time: Accurate Timekeeping with On-Chip Compensation..... | 312 |
| <i>Prashant Bhargava and Mohit Arora</i> | |

Session 6A: Analog and Mixed Signal II

| | |
|--|-----|
| Systematic Methodology for High-Level Performance Modeling of Analog Systems | 318 |
| <i>Soumya Pandit, Chittaranjan Mandal, and Amit Patra</i> | |
| A Comparison of Approaches to Carrier Generation for Zigbee Transceivers..... | 324 |
| <i>Leburu Manojkumar, Arun Mohan, and Nagendra Krishnapura</i> | |
| A 2.4Gbps-4.8Gbps XDR-DRAM I/O (XIO) Link | 330 |
| <i>Vijay Khawshve, Kapil Vyas, Renu Rangnekar, Prateek Goyal, Vijay Krishna, Kashinath Prabhu, Pravin Kumar Venkatesan, Leneesh Raghavan, Rajkumar Palwai, Thriovikraman M, Kunal Desai, and Abhijit Abhyankar</i> | |

Session 6B: Routing, Power Optimization

| | |
|---|-----|
| Design and Implementation of Fine-Grain Power Gating with Ground Bounce Suppression | 336 |
| <i>Kimiyoshi Usami, Toshiaki Shirai, Tasunori Hashida, Hiroki Masuda, Seidai Takeda, Mitsutaka Nakata, Naomi Seki, Hideharu Amano, Mitaro Namiki, Masashi Imai, Masaaki Kondo, and Hiroshi Nakamura</i> | |
| A Method for the Multi-net Multi-pin Routing Problem with Layer Assignment..... | 342 |
| <i>Tuhina Samantam, Hafizur Rahman, Prasun Ghosal, and Parthasarathi Dasgupta</i> | |
| A New Hardware Routing Accelerator for Multi-Terminal Nets..... | 348 |
| <i>Kaleem Fatima and Rameshwar Rao</i> | |
| Simultaneous Routing and Feedthrough Algorithm to Decongest Top Channel | 354 |
| <i>Shashank Prasad and Anuj Kumar</i> | |

Session 6C: Low Power Design

| | |
|--|-----|
| Metric Based Multi-Timescale Control for Reducing Power in Embedded Systems | 359 |
| <i>Nitin Kataria, Forrest Brewer, João Hespanha, and Timothy Sherwood</i> | |
| Code Transformations for TLB Power Reduction..... | 365 |
| <i>Reiley Jeyapaul, Sandeep Marathe, and Aviral Shrivastava</i> | |
| Simultaneous Peak Temperature and Average Power Minimization during Behavioral Synthesis | 371 |
| <i>Vyas Krishnan and Srinivas Katkoori</i> | |

Session 7A: Analog and Mixed Signal III

| | |
|--|-----|
| Low-Power Low-Voltage Analog Circuit Design Using Hierarchical Particle Swarm Optimization..... | 377 |
| <i>Rajesh Amratlal Thakker, M. Shojaei Baghini, and Mahesh B. Patil</i> | |
| Variation-Aware Macromodeling and Synthesis of Analog Circuits Using Spline Center and Range Method and Dynamically Reduced Design Space | 383 |
| <i>Shubhankar Basu, Balaji Kommineni, and Ranga Vemuri</i> | |
| A Low Power Architecture to Extend the Tuning Range of a Quadrature Clock | 389 |
| <i>Ramen Dutta and T.K. Bhattacharyya</i> | |
| Fuzzy Logic Based Guidance to Graph Grammar Framework for Automated Analog Circuit Design..... | 395 |
| <i>Angan Das and Ranga Vemuri</i> | |

Session 7B: Reliability and Design Space Exploration

| | |
|--|-----|
| RADJAM: A Novel Approach for Reduction of Soft Errors in Logic Circuits | 401 |
| <i>Koustav Bhattacharya and Nagarajan Ranganathan</i> | |
| Soft Error Rates with Inertial and Logical Masking..... | 407 |
| <i>Fan Wang and Vishwani D. Agrawal</i> | |
| Accelerating System-Level Design Tasks Using Commodity Graphics Hardware: A Case Study | 413 |
| <i>Unmesh Dutta Bordoloi and Samarjit Chakraborty</i> | |

Session 7C: BIST, Error Modeling

| | |
|---|-----|
| Built in Self Test Based Design of Wave-Pipelined Circuits in ASICs..... | 419 |
| <i>V. Vireen, N. Venugopalachary, G. Seetharaman, and B. Venkataramani</i> | |
| WOR-BIST: A Complete Test Solution for Designs Meeting Power, Area and Performance Requirements | 425 |
| <i>Chunhua Yao, Kewal K. Saluja, and Abhishek A. Sinkar</i> | |
| An Error Model to Study the Behavior of Transient Errors in Sequential Circuits | 431 |
| <i>Karthikeyan Lingasubramanian and Sanjukta Bhanja</i> | |

Session 8A: Advanced Nanodevice Modeling

| | |
|---|-----|
| Analysis of the Energy Quantization Effects on Single Electron Inverter Performance through Noise Margin Modeling | 437 |
| <i>Surya Shankar Dan and Santanu Mahapatra</i> | |
| Exploring Carbon Nanotube Bundle Global Interconnects for Chip Multiprocessor Applications | 443 |
| <i>Sudeep Pasricha, Nikil Dutt, and Fadi J. Kurdahi</i> | |
| Impact of Bias Voltage on Magnetic Inductance of Carbon Nanotube Interconnects | 449 |
| <i>K.C. Narasimhamurthy and Roy P. Paily</i> | |
| Conservative QCA Gate (CQCA) for Designing Concurrently Testable Molecular QCA Circuits | 455 |
| <i>Himanshu Thapliyal and Nagarajan Ranganathan</i> | |

Session 8B: Timing Analysis and Optimization

| | |
|--|-----|
| An Approach to Measure the Performance Impact of Dynamic Voltage Fluctuations Using Static Timing Analysis | 461 |
| <i>Ramamurthy Vishweshwara, Ramakrishnan Venkatraman, Udayakumar H, and Arvind N V</i> | |
| Optimisation Quality Assessment in Large, Complex SoC Designs – Challenges and Solutions | 467 |
| <i>R. Venkatraman, Shrikrishna Pundoor, Arun Koithyar, Madhusudan Rao, and Jagdish C. Rao</i> | |

Invited Talk

| | |
|--|-----|
| Unified Challenges in Nano-CMOS High-Level Synthesis | 473 |
| <i>Saraju P. Mohanty</i> | |

Session 8C: Processor Design and Scheduling

| | |
|---|-----|
| Exploring the Limits of Port Reduction in Centralized Register Files..... | 474 |
| <i>Sandeep Sirsi and Aneesh Aggarwal</i> | |
| Temperature Aware Scheduling for Embedded Processors..... | 480 |
| <i>Ramkumar Jayaseelan and Tulika Mitra</i> | |
| SACR: Scheduling-Aware Cache Reconfiguration for Real-Time Embedded Systems..... | 486 |
| <i>Weixun Wang, Prabhat Mishra, and Ann Gordon-Ross</i> | |
| H-NMRU: A Low Area, High Performance Cache Replacement Policy for Embedded Processors | 492 |
| <i>Sourav Roy</i> | |

Session 9A: VLSI Education

| | |
|---|-----|
| Infrastructures for Education, Research and Industry in Microelectronics – A Look Worldwide and a Look at India..... | 498 |
| <i>B. Courtois, K. Torki, S. Dumont, S. Eyraud, J-F Paillotin, and G. di Pendina</i> | |

Session 9B: Invited Paper-Phase Locked Loops

| | |
|--|-----|
| Specification Driven Design of Phase Locked Loops | 504 |
| <i>Prakash Easwaran, Prasenjit Bhowmik, and Rupak Ghayal</i> | |

Session 9C: Invited Paper-Design for Variations

| | |
|--|-----|
| Coping with Variations through System-Level Design..... | 514 |
| <i>Nilanjan Banerjee, Saumya Chandra, Swaroop Ghosh, Sujit Dey, Anand Raghunathan, and Kaushik Roy</i> | |

Author Index