

**2008 3rd International
Microsystems, Packaging,
Assembly & Circuits
Technology Conference**

(IMPACT 2008)

**Taipei, Taiwan
22 – 24 October 2008**



**IEEE Catalog Number: CFP0859B-PRT
ISBN: 978-1-4244-3623-1**

TABLE OF CONTENTS

SESSION 1

ADVANCED PACKAGING I

Manufacturing Concepts for Stretchable Electronic Systems	1
<i>A. Osmann, T. Loher, M. Seckel, L. Bottcher, H. Reichl</i>	
A High Speed Cu Pillar Bump Plating Process	5
<i>Y. Zhang, S. Chung, E. Walch, C. Rietman, C. Wang, T. Richardson, E. Kuo, M. Tseng</i>	
On the Effect of Cell Geometry on the Amorphization Process in Phase-change Memories	9
<i>S. Braga, A. Cabrini, G. Torelli</i>	
Liquid Optic Deflector	13
<i>H.H. Chen, H.Y. Sheng, Y.T. Li, W.D. Tyan, C. Fu</i>	
Characteristic of the Wire-penetration Films for Stack-die CSP Application	17
<i>C.L. Chung, H.C. Hsu, S.L. Fu</i>	

SESSION 2

ASE INDUSTRIAL SESSION

Experimental and Molecular Dynamics Investigations of Nanoindentation-induced Phase Transformations in Monocrystalline Silicon	21
<i>Y. Lin, P. Yang, S. Jian, Y. Lai, T. Chen</i>	
Reliability and Failure Mechanism of Current-Stressed 99.3Sn-0.7Cu/96.5Sn-3Ag-0.5Cu Composite Flip-Chip Solder Joints with Cu or Au/Ni/Cu Substrate Pad Metallization	26
<i>Y. Chiu, Y. Shao, Y. Lai</i>	
Effect of Multiple Reflow Cycles on Ball Impact Responses of Sn-4Ag-0.5Cu Solder Joints with Immersion Tin Substrate Pad Finish	30
<i>Y. Lai, C.R. Kao, H. Chang, S. Lee, C. Kao, W. Lan</i>	
A Study of Component-Level Measure of Board-level Drop Impact Reliability by Ball Impact Test	34
<i>Y. Lai, E.H. Wong, R. Rajoo, S.K.W. Seah, C.S. Selvanayagam, W.D. Van Driel</i>	
Theoretical Approach Towards Elastic Anisotropy and Strain-induced Void Formation in Cu-Sn Crystalline Phases	40
<i>J. Chen, Y. Lai</i>	
Nanotribological Characteristics of Cu₆Sn₅, Cu₃Sn, and Ni₃Sn₄ Intermetallic Compounds Developed by Diffusion Couples	44
<i>P. Yang, S. Jian, Y. Lai, R. Chen</i>	
The Optimal Window-BGA Design for High-speed SDRAM	48
<i>C. Huang, H. Cheng, C. Wang, Y. Huang, T. Hsieh</i>	
The Extraction of Dielectric Constant by Using the Metal Insulator Metal Capacitor for the Substrate Material	52
<i>T. Hsieh, G. Jong, C. Wu, T. Lee, Y. Huang</i>	

Ultra Long Needle Geometry Probe Card Development for Wafer Level Test.....	55
<i>H. Chang, W. Pan, M. Shih, Y. Lai, Y. Tsao</i>	

SESSION 3

HDI & EMBEDDED TECHNOLOGIES

Implementing HDI and Embedded Passives in a High-reliability Aerospace Application.....	59
<i>H. Holden</i>	
Highly Integrated Flexible Electronic Circuits and Modules.....	63
<i>T. Loher, M. Seckel, B. Pahl, L. Bottcher, A. Ostmann, H. Reichl</i>	
Dielectric Properties and RF Characteristics of Bismuth-Zinc-Niobium Thin Films for Embedded Capacitor in PCB.....	67
<i>S.E. Lee, J.W. Lee, B.I. Song, I. Lee, Y. Shin, Y.K. Chung</i>	
Novel Application and Advantage of Reverse Blind Microvia (RBMV) on PCB.....	71
<i>P. Chuang, M. Lu, C. Wui</i>	
Effects of Adhesion Promotion Treatment on Electrical Signal Attenuation.....	75
<i>R. Krabbenhoft, B. Lee</i>	
Next Generation Electroplating Process for HDI Microvia Filling and through Hole Plating.....	79
<i>M. Lefebvre, E. Najjar, L. Gomez, L. Barstad</i>	
Via²- Laser Embedded Conductor Technology.....	83
<i>D. Baron</i>	
Via²- Laser Embedded Conductor Technology.....	87
<i>R. Huemoeller</i>	

SESSION 4

GREEN PACKAGING

Investigate the Performance of SnCuNi (SCN) Alloy for Wave Soldering.....	91
<i>K.C. Li, J.C.Y. Huang, S. Lee, J.L. Ku</i>	
Reworking Lead-free Array Packages on Double Sided Printed Circuit Boards.....	95
<i>P. Wood</i>	
Fatigue Life Evaluation of Ball Grid Array Packages with Sn-Ag-Cu and Rare-earth Addition Solder Under Cyclic Bending Test.....	98
<i>C. Cheng, C. Zhan, T. Chuang</i>	
Halogen-free Debate on Solderpaste: IPC Classification and Application.....	102
<i>C. Poon, A. Long, J. Wang</i>	
Peek for Lead-free Soldering Processes and Electronics Applications.....	108
<i>J. Chen, Y. Lai</i>	

SESSION 5

ADVANCED MICRO-SYSTEM

Design of High Performance Condenser Microphone Using Interlaced Slot Diaphragm Technology	114
<i>C. Wu, J. Chen, J. Chen, J. Wang</i>	
Design of Multi-actuation RF MEMS Switch Using CMOS Processes	118
<i>C. Lee, C. Ko, T. Huang</i>	
Measurements and Simulation of the Dynamic Characteristics of Micro-machined Torsion Mirrors	122
<i>W. Gau, K. Chen, T. Chang</i>	
The Fusion Navigation System Using the MEMS-based IMU and the Global Position System Device	126
<i>S. Chang, Y. Chen, C. Huang</i>	
An Elimination Design for Drift Rate Effects of MEMS-based Inertial Devices	130
<i>Y. Chen, S. Chang, C. Huang, Y.H. Chen</i>	

SESSION 6

NAN YA PCB & CCL INDUSTRIAL SESSION

Substrate Approach for the Symphony of IC & Packaging	133
<i>J. Ho</i>	
New Challenge and New Material for High Density Wire Bond and Flip Chip CSP Substrate	136
<i>J. Shang, K. Liu, S. Lin</i>	
Fine Line/Space Technology for Flip Chip Substrate	139
<i>M. Lin</i>	
Stacked Via Technology for Substrate	141
<i>L. Lo</i>	
A Thermally Enhanced Halogen Free Laminate Material to Reduce the Impact of Lead Free Process	144
<i>G. Lee, P. Liang, J. Lin</i>	
A Novel Halogen-free, Phosphorous-free and Heat Resistant Material for Copper Clad Laminate	148
<i>C.Y. Liu, J.C. Lu, S.W. Hsu</i>	
The Development of High Speed and Low Loss Materials	151
<i>P. Chang, E. Chang, P. Liang, J. Lin</i>	

SESSION 7

QUALITY & RELIABILITY

Review on the Ball Drop-off Mechanisms of Lead-free Ball Grid Array Package	154
<i>C. Lu</i>	

Cyclic Bending Testing Condition Effect on the SnAgCu Solder Interconnects in TFBGA Package on Board	158
<i>G. Chang, C.K. Yu, T. Shao, C. Chen, K. Hsu, J. Lee</i>	
Investigation of Influences of PCB on Board-level Drop Test by Dynamic Simulation and Modal Analysis	162
<i>C. Chou, T. Hung, M. Sano, S. Yang, K. Chinag</i>	
Reworking POP Package on Package in Lead-free Array	166
<i>P. Wood</i>	
Reliability Analysis of the Panel Base Package (PBP™) Technology with Enhanced Cover Layer	170
<i>M. Yew, C. Yu, M. Tsai, D. Hu, W. Yang, K. Chiang</i>	
The Effect of Bonding Process and Reliability for ACF Applications	174
<i>W.R. Jong, S.H. Peng</i>	
Vibration Failure Assessment Methodology for the Fatigue Life of Ball Grid Array BGA Solder Joints	178
<i>M. Wu</i>	

SESSION 8

GREEN PCB & PCBA

Advanced Screen Printing: “Practical Approaches for Printable & Flexible Electronics”	182
<i>D. Numakura</i>	
The Composition of Intermetallic Compounds in Sn-Ag-Bi-In Solders on Cu Substrates	186
<i>M.H. Chen, Y.Y. Jieng, A.T. Wu</i>	
Methods of Improving the Quality of X-Ray Image Reconstruction with Limited Projection Data	189
<i>D. Shaw, S. Kao, S. Chen</i>	
True Water-based Cleaning: Innovations to Replace Solvent Based Defluxing Products	193
<i>H. Schweigart, S. Strixner</i>	
Fast Algorithm of Modal Expansion Method for Calculating Transfer Impedance of Arbitrary Shape Power Bus	197
<i>D. Lin, C. Wu, K. Hung, F. Wu, Y. Chen</i>	
Characterization of a New Epoxy Resin System for Thermal Management Application	201
<i>W. Chen, J. Chen</i>	

SESSION 9

DUPONT INDUSTRIAL SESSION

Enabling Future Packaging Innovation through New Materials	205
<i>P.A. Irvine</i>	
Challenges and Limitations of Subtractive Processing in PWB and Substrate Fabrication	208
<i>K.H. Dietz</i>	

A Novel High Resolution Epoxy Based Dry Film Material for Wafer Level Packaging Application	212
<i>K. Hsiung, C. Tsai, L.C. Chen, G. Yen</i>	
TSV/3D-TSV Package Materials Solution from DuPont Electronic Technologies	216
<i>T. Itabashi</i>	
Photoresist Removal Requirements for Advanced Wafer Level Packaging Technology	220
<i>Y. Yamamoto</i>	
High Thermal Resistant Polyimide Coating Applications on Intelligent Electronic Devices	223
<i>T. Itabashi</i>	
DuPont Fluorochemical Materials in TSV Process	226
<i>T. Lee</i>	

SESSION 10

SPIL INDUSTRIAL SESSION

Thermal Investigations of 3D FCBGA Packages with TSV Technology	228
<i>W. Kuo, M. Wang, E. Chen, J. Lai, Y. Wang</i>	
Microstructure Study of High Lead Bump FCBGA Bending Test	232
<i>L.Y. Hung, P.H. Chang, C.C. Chang, Y.P. Wang, C.S. Hsiao, C.R. Kao</i>	
Board Level Reliability Study for CSP with Polymer Cored Solder Ball	236
<i>Y. Wang, L.Y. Hung, C.C. Chang, Y. Wang, C.S. Hsiao</i>	
The Investigation of Intermetallic Compound Morphology Effect on the Solder Joint Performance	240
<i>C.W. Lee, L.Y. Hung, C.C. Chang, Y.P. Wang, C.S. Hsiao</i>	
A High Performance Leadframe Design for Memory Application	244
<i>H. Kao, K. Chiang, J. Lai, Y. Wang, C.S. Hsiao</i>	
Time Delay Control Methodology for High Speed Substrate Design	248
<i>P. Chang, B. Hsieh, K. Chiang, J. Lai, Y. Wang</i>	
Thermal Solutions for Multi-chip Chip Scale Packages	251
<i>M.W. Chen, E. Chen, J. Lai, Y. Wang</i>	
The Introduction of Warpage Improvement Guidelines for BGA's Performance Within SMT Temperature Profile	255
<i>F. Yen, E. Chen, J.Y. Lai, Y.P. Wang</i>	

SESSION 11

MODELING & SIMULATION I

Mechanical Process Simulation of a Novel Metal-Nanowire-Film-based Flip Chip Technology	260
<i>H.C. Cheng, K.Y. Hsieh, W.H. Chen, Y.C. Hsu, J.S. Hsu, R.H. Uang</i>	
An Investigation on Heat Affected Zone for Au Wire/Cu Wire and Advanced Finite Element Wirebonding Model	264
<i>W. Chang, H. Hsu, S. Fu, Y. Lai, C. Yeh</i>	

Hygroscopic Swelling Effect on Polymeric Materials and Thermo-hygro-mechanical Design on Finger Printer Package	268
<i>H. Hsu, Y. Hsu, W. Hsieh, M. Weng, S. ZhangJian, F. Hsu, Y. Chen, S. Fu</i>	
Deformation of Center-anchored Sector Plate with Double Layer Structure Caused by Induced Thermal Residual Gradient Stress	272
<i>M. Lin</i>	
Bump Design Optimization for Copper Pillar FCBGA Package	276
<i>T. Lin, K.M. Chen, Y. Hu, Y. Jiang</i>	
Effect of Underfill Mechanical Property on Cu/Low-K Delamination for Lead-free Flip Chip Packaging	280
<i>T. Lin, K.M. Chen, Y. Hu, Y. Jiang</i>	

SESSION 12

ADVANCED MATERIALS & PROCESSING

Challenge on Packaging Substrate Technologies Towards Next Decade	284
<i>H.H. Utsunomiya</i>	
Permanent Non-etching Adhesion Promotion System for Solder Mask Applications	288
<i>S. Kumashiro, R. Massey, T. Huelsmann, C. Sparing</i>	
Adhesion Promotion Technology for Semi-Additive Process	291
<i>B. Chueh, C. Wu, C. Li, K. Tanabe</i>	
The Effects and Applications of Ge to Electronic Parts in Pd	295
<i>S. Watanabe</i>	
Method to Accurate Define Dimensions of Copper Traces	299
<i>S. Chen, F. Hu, D. Hu</i>	

SESSION 13

GREEN MATERIALS & ASSEMBLY

Coaxial Wiring Structures in Printed Circuit Boards	302
<i>M. Aoyagi, K. Kikuchi, K. Shibata, H. Nakagawa, S. Imai, T. Wada, H. Fujita</i>	
New Halogen Free & Low Loss Material for High Frequency PCB Application	306
<i>S. He, E. Zhang, J. Chen</i>	
Lighting Up Your Green Thought- Novel Research in Halogen Free Material Application	309
<i>T. Yeh, A. Chen, R. Huang</i>	
Highly Thermal Stable Novolac Type Hardener Modification and Application in Epoxy Laminat	313
<i>H.H. Wu, C.C. Shieh, W.T. Yang, S.F. Liu</i>	
Development of Halogen-free and Phosphorous-free Dielectric Material for Highly Thermal Conductivity Copper Clad Laminate	317
<i>T. Lee, F. Tseng, H. Chang</i>	

SESSION 14

MODELING & SIMULATION II

Computer Simulation of Aluminum Wirebonds with Globtop in Power Electronics Modules	325
<i>H. Lu, W. Loh, C. Bailey, C.M. Johnson</i>	
CAE Analysis for Molding Design of Microchip Encapsulation	329
<i>Y. Chou, C. Lin, C. Yu, H. Chiu</i>	
Birefringence Simulation of Annealed Ingot of Magnesium Fluoride Single Crystal	333
<i>Y. Kitamura, N. Miyazaki, T. Mabuchi, T. Nawata</i>	
Analytical Linear Study of Large Deflection of Simply Supported Layered-Plate Under Initial Tension	337
<i>C. Chen, J. Chen</i>	
A Miniature Heat-dissipation Packaging Design for GaInP Collector-up HBTs as High-power Amplifiers in Cellular Phone Systems	341
<i>H. Tseng, P. Lee, J. Chou</i>	
A Novel ODT Selection for Memory Data Bus of Daisy Chain Topologies	344
<i>F. Wu, C. Wu, D. Lin, K. Hung</i>	

SESSION 15

ITRI 3D SESSION

Production Worthy 3D Interconnect Technology	348
<i>W.C. Chiou, C.H. Yu</i>	
3D Integration: A Technological Toolbox	352
<i>G. Poupon, M. Scannell, L. Di Cioccio, D. Henry, P. Leduc, L. Clavelier, N. Sillon</i>	
Thermal Measurement and Simulation of 3D Stacked Die Packages	356
<i>C. Liu, S. Kuo, C. Yu, Y. Chao, M. Dai, C. Hsu</i>	
Embedding of Chips for System in Package Realization- Technology and Applications	360
<i>L. Boettcher, D. Manassis, A. Ostmann, S. Karaszkiwicz, H. Reichl</i>	
SiP Embedded Technology in 12 Inch Format	364
<i>D. Hu, T.J. Yang, F. Hu</i>	
Stacking Technique of Known Good Rebuilt Wafers without Thru-silicon Via Commercial Applications	367
<i>C. Val, P. Couderc, N. Boulay</i>	

SESSION 16

PTH & METAL FINISHING

The Effect of Pulse-reverse Plating Time on Blind Micro Via Filling	372
<i>J.T. Luo, W.B. Lin, L. Shang</i>	
Properties of a Newly Developed Immersion Tin Coating	376
<i>Y. Yau, C. Wang, R. Farrell, P. Ye, E. Kudrak, K. Wengenroth, J. Abys</i>	

Horizontal Reel to Reel Copper Plating with InPulse 2	381
<i>S. Kenny, D. Kostouros</i>	
Temporary Non-etching Adhesion Promotion System for Dry Film Applications	384
<i>J. Huang, R. Massey, N. Lutzow, C. Sparing, D. Tews, M. Thoms</i>	
"Behind the Scenes" of Effective OSP Protection in Pb-free Processing	388
<i>W. Paw, J. Nable, J. Swanson</i>	
Influences of Electroless Copper on IC Reliability	391
<i>T. Magaya</i>	
New Generation Solution for Micro Via Metallization and through Hole Plating	394
<i>M. Nikolova, J. Watkowski, D. Desalvo, R. Blake</i>	
Author Index	