

Proceedings

THE 23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS

Boston, Massachusetts
1–3 October 2008

Sponsored by

The IEEE Computer Society Test Technology Technical Council
The IEEE Computer Society Technical Committee on Fault Tolerant Computing



Los Alamitos, California
Washington • Tokyo



Table of Contents

IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS

DFT 2008

Message from the Symposium Chairs	x
Organizing Committee	xii
Program Committee	xii

Keynote Talk

The Evolving Role of Test ... it is now a “Value Add” Operation	3
<i>Phil Nigh, IBM</i>	

Session 1: Defect and Fault Tolerance

Using TMR Architectures for Yield Improvement	7
<i>J. Vial, A. Bosio, P. Girard, C. Landrault, S. Pravossoudovitch, and A. Virazel</i>	
Module Grouping for Defect Tolerance in Nanoscale Memory	16
<i>Yoonjae Huh and Yoon-Hwa Choi</i>	
Coping with Obsolescence of Processor Cores in Critical Applications	24
<i>Francesco Abate and Massimo Violante</i>	
A Low-Power Safety Mode for Variation Tolerant Systems-on-Chip	33
<i>David Wolpert and Paul Ampadu</i>	

Session 2: Dependability Analysis and Evaluation

Built-In Self-Diagnostics for a NoC-Based Reconfigurable IC for Dependable Beamforming Applications	45
<i>Oscar J. Kuiken, Xiao Zhang, and Hans G. Kerkhoff</i>	
Network Fault Model for Dependability Assessment of Networked Embedded Systems	54
<i>Franco Fummi, Davide Quaglia, and Francesco Stefanni</i>	
Obtaining Microprocessor Vulnerability Factor Using Formal Methods	63
<i>Syed Z. Shazli and Mehdi B. Tahoori</i>	
System Reliabilities when Using Triple Modular Redundancy in Quantum-Dot Cellular Automata	72
<i>Timothy J. Dysart and Peter M. Kogge</i>	

Invited Talk

Error Detection and Tolerance for Scaled Electronic Technologies	83
<i>Kartik Mohanram, Rice University</i>	

Session 3: Hot Topics

Hardware Trojan Detection and Isolation Using Current Integration and Localized Current Analysis	87
<i>Xiaoxiao Wang, Hassan Salmani, Mohammad Tehranipoor, and Jim Plusquellic</i>	
Built-In Proactive Tuning System for Circuit Aging Resilience	96
<i>Nimay Shah, Rupak Samanta, Ming Zhang, Jiang Hu, and Duncan Walker</i>	
Exploring Density-Reliability Tradeoffs on Nanoscale Substrates: When Do Smaller Less Reliable Devices Make Sense?	105
<i>Andrey Zykov and Gustavo de Veciana</i>	
Impact of Technology and Voltage Scaling on the Soft Error Susceptibility in Nanoscale CMOS.....	114
<i>Vikas Chandra and Robert Aitken</i>	

Session 4: Design for Testability

Enhancing Silicon Debug via Periodic Monitoring.....	125
<i>Joon-Sung Yang and Nur A. Touba</i>	
A Digital BIST for Phase-Locked Loops	134
<i>Kevin Sliech and Martin Margala</i>	
On Optimizing Fault Coverage, Pattern Count, and ATPG Run Time Using a Hybrid Single-Capture Scheme for Testing Scan Designs	143
<i>Shianling Wu, Laung-Terng Wang, Zhigang Jiang, Jiayong Song, Boryau Sheu, Xiaoqing Wen, Michael S. Hsiao, James C.-M. Li, Jiun-Lang Huang, and Ravi Apte</i>	
Analyzing the Impact of Fault-Tolerant BIST for VLSI Design.....	152
<i>W. Robert Dasch, Saurabh Jain, and David Armbrust</i>	

Invited Talk

Targeting “Zero DPPM” – Can We Ever Get There?	163
<i>Nilanjan Mukherjee, Mentor Graphics</i>	

Session 5: Posters

A BIST Technique for Crosstalk Noise Detection in FPGAs	167
<i>Waleed K. Al-Assadi and Sindhu Kakarla</i>	
A Fault Tolerance Aware Synthesis Methodology for Threshold Logic Gate Networks	176
<i>Manoj Kumar Goparaju, Ashok Kumar Palaniswamy, and Spyros Tragoudas</i>	
A Framework to Evaluate the Trade-Off among AVF, Performance and Area of Soft Error Tolerant Microprocessors	184
<i>Rui Gong, Kui Dai, and Zhiying Wang</i>	
A Power Efficient Masking Technique for Design of Robust Embedded Systems against SEUs and SETs.....	193
<i>Mahdi Fazeli and Seyed Ghassem Miremadi</i>	

Can Knowledge Regarding the Presence of Countermeasures Against Fault Attacks Simplify Power Attacks on Cryptographic Devices?	202
<i>Francesco Regazzoni, Thomas Eisenbarth, Luca Breveglieri, Paolo Ienne, and Israel Koren</i>	
Modeling and Evaluation of Threshold Defect Tolerance	211
<i>Zachary Patitz and Nohpill Park</i>	
Defect Tolerance for a Capacitance Based Nanoscale Biosensor	220
<i>Glenn H. Chapman and Vijay K. Jain</i>	
Fault Detection of Bloom Filters for Defect Maps	229
<i>Jae-Young Choi and Yoon-Hwa Choi</i>	
Fault Tolerant Schemes for QCA Systems	236
<i>Xiaojun Ma and Fabrizio Lombardi</i>	
On Reducing Circuit Malfunctions Caused by Soft Errors	245
<i>Iliia Polian, Sudhakar M. Reddy, Irith Pomeranz, Xun Tang, and Bernd Becker</i>	
Realization of L2 Cache Defect Tolerance Using Multi-bit ECC	254
<i>Hongbin Sun, Nanning Zheng, and Tong Zhang</i>	
Selective Hardening of NanoPLA Circuits	263
<i>Iliia Polian and Wenjing Rao</i>	
Soft Error Hardened FF Capable of Detecting Wide Error Pulse	272
<i>Shuangyu Ruan, Kazuteru Namba, and Hideo Ito</i>	
XOR-Based Low Cost Checkers for Combinational Logic	281
<i>Carlos Arthur Lang Lisboa and Luigi Carro</i>	
Minimization of CTS of k-CNOT Circuits for SSF and MSF Model	290
<i>Muhammad Ibrahim, Ahsan Raja Chowdhury, and Hafiz Md. Hasan Babu</i>	

Keynote Talk

Architectural Vulnerability Factor (or, Does a Soft Error Matter?)	301
<i>Shubu Mukherjee, Intel</i>	

Session 6: Reliability and Fault Tolerance

Automatic Detection of In-Field Defect Growth in Image Sensors	305
<i>Jenny Leung, Glenn H. Chapman, Israel Koren, and Zahava Koren</i>	
Material Fatigue and Reliability of MEMS Accelerometers	314
<i>Xingguo Xiong, Yu-Liang Wu, and Wen-Ben Jone</i>	
Fault-Tolerance with Graceful Degradation in Quality: A Design Methodology and its Application to Digital Signal Processing Systems	323
<i>Nilanjan Banerjee, Charles Augustine, and Kaushik Roy</i>	
Design Space Exploration for the Design of Reliable SRAM-Based FPGA Systems	332
<i>Cristiana Bolchini and Antonio Miele</i>	

Session 7: Error Detection and Correction (1)

A Low Cost Scheme for Reducing Silent Data Corruption in Large Arithmetic Circuits.....	343
<i>Abhisek Pan, James W. Tschanz, and Sandip Kundu</i>	
Adaptive Error Control for NoC Switch-to-Switch Links in a Variable Noise Environment	352
<i>Qiaoyan Yu and Paul Ampadu</i>	
Arbitrary Error Detection in Combinational Circuits by Using Partitioning.....	361
<i>Osnat Keren, Ilya Levin, Vladimir Ostrovsky, and Beni Abramov</i>	
Error Detect Logic Resulting in Faster Address Generate and Decode for Caches	370
<i>Prashant D. Joshi</i>	

Invited Talk

A Case Study of ATPG Delay Path Performance Based on Measured Power Rail Integrity.....	381
<i>Zahi Abuhamdeh, Transwitch</i>	

Session 8: Testing Techniques

ATPG Heuristics Dependant Observation Point Insertion for Enhanced Compaction and Data Volume Reduction	385
<i>Santiago Remersaro, Janusz Rajski, Thomas Rinderknecht, Sudhakar M. Reddy, and Irith Pomeranz</i>	
Detection of Transistor Stuck-Open Faults in Asynchronous Inputs of Scan Cells	394
<i>Fan Yang, Sreejit Chakravarty, Narendra Devta-Prasanna, Sudhakar M. Reddy, and Irith Pomeranz</i>	
Efficient Determination of Fault Criticality for Manufacturing Test Set Optimization	403
<i>Yiwen Shi, Kellie DiPalma, and Jennifer Dworak</i>	
Core Test Wrapper Design to Reduce Test Application Time for Modular SoC Testing	412
<i>Hyunbean Yi and Sandip Kundu</i>	

Session 9: Panel

Zero Defects: How Can We Get There?	
<i>Organizer: M. Tehranipoor, University of Connecticut</i>	

Invited Talk

Computing at the Nanoscale	423
<i>John E. Savage, Brown University</i>	

Session 10: Error Detection and Correction (2)

A Generalized Approach for the Use of Convolutional Coding in SEU Mitigation	427
<i>Laura Frigerio, Matteo Alan Radaelli, and Fabio Salice</i>	
A Novel Error Detection and Correction Technique for RNS Based FIR Filters	436
<i>S. Pontarelli, G.C. Cardarilli, M. Re, and A. Salsano</i>	
An Asymmetric Checkpointing and Rollback Error Recovery Scheme for Embedded Processors	445
<i>Hamed Tabkhi, Seyed Ghassem Miremadi, and Alireza Ejlali</i>	
Design and Evaluation of a Timestamp-Based Concurrent Error Detection Method (CED) in a Modern Microprocessor Controller	454
<i>Michail Maniatakos, Naghmeh Karimi, Yiorgos Makris, Abhijit Jas, and Chandra Tirumurti</i>	

Session 11: Testing for Timing and Parametric Failures

Novel On-Chip Clock Jitter Measurement Scheme for High Performance Microprocessors	465
<i>Cecilia Metra, Martin Omaña, TM Mak, Asifur Rahman, and Simon Tam</i>	
Prioritization of Paths for Diagnosis	474
<i>Rajsekhar Adapa and Spyros Tragoudas</i>	
Delay Fault Testability on Two-Rail Logic Circuits	482
<i>Kazuteru Namba and Hideo Ito</i>	
Diagnosis of Analog Circuits by Using Multiple Transistors and Data Sampling	491
<i>Yukiya Miura and Jiro Kato</i>	

Invited Talk

Design for Test Challenges of High Performance/Low Power Microprocessors	503
<i>Kamran Zarrineh, AMD</i>	

Invited Talk

Defect-Tolerant Hybrid CMOS/Nanoelectronic Circuits	504
<i>Konstantin K. Likharev, Stony Brook University</i>	

Session 12: Emerging Technologies

A Statistical Model for Assessing the Fault Tolerance of Variable Switching Currents for a 1Gb Spin Transfer Torque Magnetoresistive Random Access Memory	507
<i>Yoshiaki Asao, Masayoshi Iwayama, Kenji Tsuchida, Akihiro Nitayama, Hiroaki Yoda, Hisanori Aikawa, Sumio Ikegawa, and Tatsuya Kishi</i>	
A Tile-Based Error Model for Forward Growth of DNA Self-Assembly	516
<i>Masoud Hashempour, Zahra Mashreghian Arani, and Fabrizio Lombardi</i>	
Checkpointing of Rectilinear Growth in DNA Self-Assembly	525
<i>Stephen Frechette, Yong Bin Kim, and Fabrizio Lombardi</i>	
Fabrication Variations and Defect Tolerance for Nanomagnet-Based QCA	534
<i>Michael Niemier, Michael Crocker, and X. Sharon Hu</i>	

Author Index	543
---------------------------	-----