

2008 17th Asian Test Symposium

(ATS)

Hokkaido, Japan
24-27 November 2008



IEEE Catalog Number: CFP08067-PRT
ISBN: 978-1-4244-4003-0

TABLE OF CONTENTS

SESSION 1: PLENARY SESSION 1

SESSION 2: PLENARY SESSION 2

SESSION 3A: TEST DATA & RESPONSE COMPRESSION

Not All Xs are Bad for Scan Compression	1
<i>Anshuman Chandra, Rohit Kapur</i>	
Evaluation of Entropy Driven Compression Bounds on Industrial Designs.....	7
<i>Srinivasulu Alampally, Jais Abraham, Rubin A. Parekhji, Rohit Kapur, T.W. Williams</i>	

SESSION 3B: TEST GENERATION AND FAULT SIMULATION

Untestable Fault Identification in Sequential Circuits Using Model-Checking.....	13
<i>Jaan Raik, Hideo Fujiwara, Raimund Ubar, Anna Krivenko</i>	
A Test Generation Method for State-Observable FSMs to Increase Defect Coverage under the Test Length Constraint.....	19
<i>Ryoichi Inoue, Toshinori Hosokawa, Hideo Fujiwara</i>	
LIFTING: A Flexible Open-Source Fault Simulator.....	27
<i>Alberto Bosio, Giorgio Di Natale</i>	

SESSION 3C: RF TESTING

Digitally-Assisted Analog/RF Testing for Mixed-Signal SoCs	33
<i>Hsiu-Ming (Sherman) Chang, Min-Sheng (Mitchell) Lin, Kwang-Ting (Tim) Cheng</i>	
Low-Cost One-Port Approach for Testing Integrated RF Substrates.....	39
<i>Abhilash Goyal, Madhavan Swaminathan</i>	
Efficient Low-Cost Testing of Wireless OFDM Polar Transceiver Systems.....	45
<i>Deuk Lee, Vishwanath Natarajan, Raj Senguttuvan, Abhijit Chatterjee</i>	

SESSION 4A: TEST COMPRESSION AND BIST

Interconnect-Driven Layout-Aware Multiple Scan Tree Synthesis for Test Time, Data Compression and Routing Optimization.....	51
<i>Katherine Shu-Min Li, Jr-Yang Huang</i>	
Sequential Circuit BIST Synthesis Using Spectrum and Noise from ATPG Patterns.....	57
<i>Nitin Yogi, Vishwani D. Agrawal</i>	
A Novel BIST Scheme Using Test Vectors Applied by Circuit-under-Test Itself.....	63
<i>Jishun Kuang, Xiong Ouyang, Zhiqiang You</i>	

SESSION 4B: TEST GENERATION FOR PHYSICAL FAULTS

XPDF-ATPG: An Efficient Test Pattern Generation for Crosstalk-Induced Faults	69
<i>Sunghoon Chun, Yongjoon Kim, Taejin Kim, Myung-Hoon Yang, Sungho Kang</i>	
A Multi-valued Algebra for Capacitance Induced Crosstalk Delay Faults	75
<i>Arani Sinha, Sandeep K. Gupta, Melvin A. Breuer</i>	
Increasing Defect Coverage by Generating Test Vectors for Stuck-Open Faults	83
<i>Yoshinobu Higami, Kewal K. Saluja, Hiroshi Takahashi, Shin-ya Kobayashi, Yuzo Takamatsu</i>	

SESSION 4C: ANALOG AND MIXED-SIGNAL TEST

Technique to Improve the Performance of Time-Interleaved A-D Converters with Mismatches of Non-linearity	89
<i>Koji Asami, Hidetaka Suzuki, Hiroyuki Miyajima, Tetsuya Taura, Haruo Kobayashi</i>	
A Reduced Code Linearity Test Method for Pipelined A/D Converters	95
<i>Jin-Fu Lin, Te-Chieh Kung, Soon-Jyh Chang</i>	
Testing LCD Source Driver IC with Built-on-Scribe-Line Test Circuitry	101
<i>Jui-Jer Huang, Chiuann-Che Li, Jiun-Lang Huang</i>	

SESSION 5A: DELAY TESTING

Identifying Non-Robust Untestable RTL Paths in Circuits with Multi-cycle Paths	107
<i>Thomas Edison Yu, Tomokazu Yoneda, Satoshi Ohtake, Hideo Fujiwara</i>	
High Quality Pattern Generation for Delay Defects with Functional Sensitized Paths	113
<i>Ming-Ting Hsieh, Shun-Yen Lu, Jing-Jia Liou, Augustli KiFli</i>	
Refining Delay Test Methodology Using Knowledge of Asymmetric Transition Delay	119
<i>Sean H. Wu, Sreejit Chakravarty, Alexander Tetelbaum, Li-C. Wang</i>	

SESSION 5B: SPECIAL SESSION: ANALOG PRODUCTION TEST 1

Effects of Advances in Analog, Mixed Signal and IO Circuits on Test Strategies	125
<i>Salem Abdennadher</i>	
Electrical Overstress Prevention & Test Best Practices	126
<i>Leslie Khoo</i>	
Low Distortion Sine Waveform Generation by an AWG	127
<i>Akinori Maeda</i>	

SESSION 5C: HYBRID METHOD FOR TEST DATA COMPRESSION

An Effective Hybrid Test Data Compression Method Using Scan Chain Compaction and Dictionary-Based Scheme	128
<i>Taejin Kim, Sunghoon Chun, Yongjoon Kim, Myung-Hoon Yang, Sungho Kang</i>	
Optimizing Test Data Volume Using Hybrid Compression	134
<i>Brion Keller, Sandeep Bhatia, Thomas Bartenstein, Brian Foutz, Anis Uzzaman</i>	

Cost Efficient Methods to Improve Performance of Broadcast Scan	140
<i>Seongmoon Wang, Wenlong Wei</i>	

SESSION 6A: FAULT DIAGNOSIS

Hyperactive Faults Dictionary to Increase Diagnosis Throughput	147
<i>Chen Liu, Wu-Tung Cheng, Huaxing Tang, Sudhakar M. Reddy, Wei Zou, Manish Sharma</i>	
Enhancing Transition Fault Model for Delay Defect Diagnosis	153
<i>Wu-Tung Cheng, Brady Benware, Rui Feng Guo, Kun-Han Tsai, Takeo Kobayashi, Kazuyuki Maruo, Michinobu Nakao, Yoshiaki Fukui, Hideyuki Otake</i>	
Observation Point Oriented Deterministic Diagnosis Pattern Generation (DDPG) for Chain Diagnosis	159
<i>Fei Wang, Yu Hu, Yu Huang, Jing Ye, Xiaowei Li</i>	

SESSION 6B: SPECIAL SESSION: ANALOG PRODUCTION TEST 2

The HiZ Problem of Power Management IC Testing	165
<i>Hagen Goller</i>	
Total Jitter Measurement for Testing HSIO Integrated SoCs	166
<i>Takahiro J. Yamaguchi, Masahiro Ishida</i>	
Load-Board/PCB Noise Suppression via Electromagnetic Band Gap Power Plane Patterning	167
<i>Fidel Muradali, Suzanne Huh, Madhavan Swaminathan</i>	

SESSION 6C: DEFECT BASED TESTING

Defect Detection Rate through IDDQ for Production Testing	168
<i>Junichi Hirase</i>	
Variation Aware Analysis of Bridging Fault Testing	175
<i>Urban Ingelsson, Bashir M. Al-Hashimi, Peter Harrod</i>	
Prioritizing the Application of DFM Guidelines Based on the Detectability of Systematic Defects	181
<i>Dongok Kim, Irith Pomeranz, M. Enamul Amyeen, Srikanth Venkataraman</i>	

SESSION 7A: PANEL: HOW TO INCREASE THE EFFECTIVENESS OF YIELD DIAGNOSTICS-IS DFM THE ANSWER TO THIS ?

How To Increase the Effectiveness of Yield Diagnostics-Is DFM the Answer to This?	187
<i>Anis Uzzaman</i>	

SESSION 7B: POWER AWARE TEST GENERATION

Targeting Leakage Constraints during ATPG	188
<i>Görschwin Fey, Satoshi Komatsu, Yasuo Furukawa, Masahiro Fujita</i>	

Power Management for Wafer-Level Test During Burn-In	194
<i>Sudarshan Bahukudumbi, Krishnendu Chakrabarty</i>	
Test Generation for State Retention Logic	200
<i>Krishna Chakravadhanula, Vivek Chickermane, Brion Keller, Patrick Gallagher, Steven Gregor</i>	

SESSION 7C: DESIGN FOR EFFICIENT TEST

Area and Test Cost Reduction for On-Chip Wireless Test Channels with System-Level Design Techniques	206
<i>Chun-Kai Hsu, Li-Ming Deng, Mao-Yin Wang, Jing-Jia Liou, Chih-Tsun Huang, Cheng-Wen Wu</i>	
On-Chip Test Generation Mechanism for Scan-Based Two-Pattern Tests	212
<i>Nan-Cheng Lai, Sying-Jyan Wang</i>	
Level-Testability of Multi-operand Adders	218
<i>Nobutaka Kito, Naofumi Takagi</i>	

SESSION 8A: INDUSTRY SESSION

System Level LBIST Implementation	222
<i>Fei Zhuang, JunBo Jia, Xiangfeng Li</i>	
CoolBIST: An Effective Approach of Test Power Reduction for LBIST	223
<i>Jun Matsushima, Yoichi Maeda, Masahiro Takakura</i>	
Practical Challenges in Logic BIST Implementation – Case Studies	224
<i>Shianling Wu, Hiroshi Furukawa, Boryau Sheu, Laung-Terng Wang, Hao-Jan Chao, Lizhen Yu, Xiaoqing Wen, Michio Murakami</i>	
USB2.0 Logic Built In Self Test Methodology	225
<i>Kean Hong Boey, Kok Sing Yap, Wai Mun Ng</i>	
Shared At-Speed BIST for Parallel Test of SRAMs with Different Address Sizes	226
<i>Tomonori Sasaki, Yoshiyuki Nakamura, Toshiharu Asaka</i>	
Experimental Results of Built-In Jitter Measurement for Gigahertz Clock	227
<i>Nai-Chen Daniel Cheng, Yu Lee, Ji-Jan Chen</i>	
Leading Edge Technology and Test Noise	228
<i>Katayama Takayuki, Kou Ebihara, Goro Imaizumi</i>	
DFT Technique to Conclusively Translate Floating Nodes to High IDDQ Current in Analog Circuits	229
<i>Ricky Smith, Jiang Shi</i>	
Diagnosis of Voltage Dependent Scan Chain Failure Using VBUMP Scan Debug Method	230
<i>Khairul Khusyari, Wei Tee Ng, Neal Jaarsma, Robert Abraham, Peng Weng Ng, Boon Hui Ang, Chin Hu Ong</i>	
Detectability of the Two-Dimensional Detector for Time Resolved Emission Measurement	231
<i>Nobuyuki Hirai</i>	
Protocol Aware Test Methodologies Using Today's ATE	232
<i>Shawn Molavi, Andy Evans, Ray Clancy</i>	

SESSION 8B: SOC TEST

Core-Level Compression Technique Selection and SOC Test Architecture Design	233
<i>Anders Larsson, Xin Zhang, Erik Larsson, Krishnendu Chakrabarty</i>	
Simulation-Driven Thermal-Safe Test Time Minimization for System-on-Chip	239
<i>Zhiyuan He, Zebo Peng, Petru Eles</i>	
A Design-for-Debug (DfD) for NoC-Based SoC Debugging via NoC	245
<i>Hyunbean Yi, Sungju Park, Sandip Kundu</i>	
Accelerated Functional Testing of Digital Microfluidic Biochips	251
<i>Debasis Mitra, Sarmishtha Ghoshal, Hafizur Rahaman, Bhargab B. Bhattacharya, D. Dutta Majumder, Krishnendu Chakrabarty</i>	

SESSION 8C: DESIGN VERIFICATION AND VALIDATION

On Reusing Test Access Mechanisms for Debug Data Transfer in SoC Post-Silicon Validation.....	257
<i>Xiao Liu, Qiang Xu</i>	
A Robust Automated Scan Pattern Mismatch Debugger	263
<i>Kun-Han Tsai, Rui Feng Guo, Wu-Tung Cheng</i>	
An Interactive Verification and Debugging Environment by Concrete/Symbolic Simulations for System-Level Designs.....	269
<i>Yoshihisa Kojima, Tasuku Nishihara, Takeshi Matsumoto, Masahiro Fujita</i>	
Coverage Directed Test Generation: Godson Experience	275
<i>Haihua Shen, Wenli Wei, Yunji Chen, Bowen Chen, Qi Guo</i>	

SESSION 9A: POWER AWARE SCAN TEST

Test Power Reduction by Blocking Scan Cell Outputs.....	281
<i>Xijiang Lin, Janusz Rajski</i>	
Two-Gear Low-Power Scan Test	289
<i>Chao-Wen Tzeng, Shi-Yu Huang</i>	
DCScan: A Power-Aware Scan Testing Architecture.....	295
<i>Gui Dai, Zhiqiang You, Jishun Kuang, Jiedi Huang</i>	

SESSION 9B: MEMORY SELF TEST

Layout-Aware and Programmable Memory BIST Synthesis for Nanoscale System-on-Chip Designs.....	301
<i>Aman Kokrady, C.P. Ravikumar, Nitin Chandrachoodan</i>	
A Low-Cost Pipelined BIST Scheme for Homogeneous RAMs in Multicore Chips	307
<i>Yu-Jen Huang, Jin-Fu Li</i>	
A Software-Based Test Methodology for Direct-Mapped Data Cache.....	313
<i>Yi-Cheng Lin, Yi-Ying Tsai, Kuen-Jong Lee, Cheng-Wei Yen, Chung-Ho Chen</i>	

SESSION 9C: ON-LINE TEST

Time-Multiplexed Online Checking: A Feasibility Study	319
<i>Ming Gao, Hsiu-Ming (Sherman) Chang, Peter Lisherness, Kwang-Ting (Tim) Cheng</i>	
On-Line Instruction-Checking in Pipelined Microprocessors	325
<i>Stefano Di Carlo, Giorgio Di Natale, Riccardo Mariani</i>	
Design of FSM with Concurrent Error Detection Based on Viterbi Decoding	331
<i>Li Ming, Xu Shiyi, Xia Enjun, Wan Fayu</i>	

SESSION 10A: POWER AWARE DELAY TESTING

PHS-Fill: A Low Power Supply Noise Test Pattern Generation Technique for At-Speed Scan Testing in Huffman Coding Test Compression Environment	337
<i>Yi-Tsung Lin, Meng-Fan Wu, Jiun-Lang Huang</i>	
CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme for Reducing Yield Loss Risk in At-Speed Scan Testing	343
<i>H. Furukawa, X. Wen, K. Miyase, Y. Yamato, S. Kajihara, P. Girard, L.-T. Wang, M. Tehranipoor</i>	
Power Analysis and Reduction Techniques for Transition Fault Testing	349
<i>Khushboo Agarwal, Srinivas Vooka, Srivaths Ravi, Rubin Parekhji, Arjun Singh Gill</i>	

SESSION 10B: ADVANCED MEMORY TEST

Influence of Parasitic Capacitance Variations on 65 nm and 32 nm Predictive Technology Model SRAM Core-Cells	355
<i>Stefano Di Carlo, Alessandro Savino, Alberto Scionti, Paolo Prinetto</i>	
Test and Diagnosis Algorithm Generation and Evaluation for MRAM Write Disturbance Fault	361
<i>Wan-Yu Lo, Ching-Yi Chen, Chin-Lung Su, Cheng-Wen Wu</i>	
GDDR5 Training – Challenges and Solutions for ATE-Based Test	367
<i>Hubert Werkmann, Dong-Myong Kim, Shinji Fujita</i>	

SESSION 10C: FAULT TOLERANCE AND DEPENDABLE SYSTEM

A Re-design Technique for Datapath Modules in Error Tolerant Applications	373
<i>Doochul Shin, Sandeep K. Gupta</i>	
Reliable Network-on-Chip Router for Crosstalk and Soft Error Tolerance	380
<i>Ying Zhang, Huawei Li, Xiaowei Li</i>	
Analyses on Trend of Accidents in Financial Information Systems Reported by Newspapers from the Viewpoint of Dependability	386
<i>Koichi Bando, Kenji Tanaka</i>	

Author Index