

Proceedings of
The Sixteenth IEEE Symposium on

Field-Programmable Custom Computing Machines

April 14 – April 15, 2008

Stanford University

Stanford, CA



Los Alamitos, California

Washington • Tokyo



16th International Symposium on Field-Programmable Custom Computing Machines

FCCM 2008

Table of Contents

FCCM 2008 Committee Lists

Session 1: Programming

Kiwi: Synthesis of FPGA Circuits from Parallel Programs	1
<i>Satnam Singh and David J. Greaves</i>	
Hardware Scripting in Gel	11
<i>Jonathan Bachrach, Dany Qumsiyeh, and Mark Tobenkin</i>	
Performance Analysis with High-Level Languages for High-Performance Reconfigurable Computing	21
<i>John Curreri, Seth Koehler, Brian Holland, and Alan D. George</i>	

Session 2: Network Applications

A SRAM-based Architecture for Trie-based IP Lookup Using FPGA	29
<i>Hoang Le, Weirong Jiang, and Viktor K. Prasanna</i>	
A Scalable High Throughput Firewall in FPGA	39
<i>Gajanan S. Jedhe, Arun Ramamoorthy, and Kuruvilla Varghese</i>	
A Memory-Efficient FPGA-based Classification Engine	49
<i>Antonis Nikitakis and Ioannis Papaefstathiou</i>	

Session 3: Reconfiguration

The Effectiveness of Configuration Merging in Point-to-Point Networks for Module-based FPGA Reconfiguration	59
<i>Shannon Koh and Oliver Diessel</i>	
Autonomous System on a Chip Adaptation through Partial Runtime Reconfiguration	71
<i>Matthew French, Erik Anderson, and Dong-In Kang</i>	
Scheduling Intervals for Reconfigurable Computing	81
<i>Wenyin Fu and Katherine Compton</i>	

Session 4: Discrete Applications

DSPs, BRAMs and a Pinch of Logic: New Recipes for AES on FPGAs	91
<i>Saar Drimer, Tim Güneysu, and Christof Paar</i>	
High-Speed Elliptic Curve Cryptography Accelerator for Koblitz Curves	101
<i>Kimmo U. Järvinen and Jorma O. Skyttä</i>	
An FPGA Implementation of Explicit-State Model Checking	111
<i>Mary Ellen Fuess, Miriam Leeser, and Tim Leonard</i>	

Session 5: Compilation

Power-Aware and Branch-Aware Word-Length Optimization	119
<i>William Osborne, Jose Coutinho, Wayne Luk, and Oskar Mencer</i>	
Simultaneous Retiming and Placement for Pipelined Netlists	129
<i>Ken Eguro and Scott Hauck</i>	
Map-reduce as a Programming Model for Custom Computing Machines	139
<i>Jackson H.C. Yeung, C.C. Tsang, K.H. Tsoi, Bill S.H. Kwan, Chris C.C. Cheung, Anthony P.C. Chan, and Philip H.W. Leong</i>	

Session 6: Image Processing

FPGA-Based Co-processor for Singular Value Array Reconciliation Tomography	150
<i>Jack Coyne, David Cyganski, and R. James Duckworth</i>	
Real-Time Optical Flow Calculations on FPGA and GPU Architectures: A Comparison Study	160
<i>Jeff Chase, Brent Nelson, John Bodily, Zhaoyi Wei, and Dah-Jye Lee</i>	
Multiobjective Optimization of FPGA-Based Medical Image Registration	170
<i>Omkar Dandekar, William Plishker, Shuvra Bhattacharyya, and Raj Shekhar</i>	

Session 7: Processor-Based Architectures

Scaling Soft Processor Systems	180
<i>Martin Labrecque, Peter Yiannacouras, and J. Gregory Steffan</i>	
Reconfigurable Work Farms on a Massively Parallel Processor Array	191
<i>Michael Butts, Brad Budlong, Paul Wasson, and Ed White</i>	
Titan-R: A Reconfigurable Hardware Implementation of a High-Speed Compressor	201
<i>Konstantinos Papadopoulos and Ioannis Papaefstathiou</i>	

Session 8: High-Performance Computing

Credit Risk Modelling using Hardware Accelerated Monte-Carlo Simulation	211
<i>David B. Thomas and Wayne Luk</i>	
Sparse Matrix-Vector Multiplication on a Reconfigurable Supercomputer	221
<i>David DuBois, Andrew DuBois, Carolyn Connor, and Steve Poole</i>	

An Efficient O(1) Priority Queue for Large FPGA-Based Discrete Event Simulations of Molecular Dynamics	230
<i>Martin C. Herbordt, Francois Kosie, and Josh Model</i>	

Posters

Analysis of a Dynamically Reconfigurable Dataflow Architecture and its Scalable Parallel Extension for Multi-FPGA Platforms	240
<i>Sven-Ole Voigt and Thomas Teufel</i>	
Improving Performance of Partial Reconfiguration Using Strategy of Virtual Deletion	242
<i>Tian Hangpei, Gao Deyuan, Wei Wu, Fan Xiaoya, and Zhu Yian</i>	
ShareStreams-V: A Virtualized QoS Packet Scheduling Accelerator	244
<i>Kangtao Kendall Chuang, Sudhakar Yalamanchili, Ada Gavrilovska, and Karsten Schwan</i>	
An Extensible I/O Subsystem	248
<i>Bharat Sukhwani, Alessandro Forin, and Richard Neil Pittman</i>	
Multi-stage Pipelining MD5 Implementations on FPGA with Data Forwarding	250
<i>Anh Tuan Hoang, Katsuhiko Yamazaki, and Shigeru Oyanagi</i>	
MPLEM: An 80-processor FPGA Based Multiprocessor System	252
<i>Georgios-Grigorios Mplemenos and Ioannis Papaefstathiou</i>	
An Area-Efficient Timing-Driven Routing Algorithm for Scalable FPGAs with Time-Multiplexed Interconnects	254
<i>Hanyu Liu, Xiaolei Chen, and Yajun Ha</i>	
SMILE: Scientific Parallel Multiprocessing based on Low-Cost Reconfigurable Hardware	256
<i>E. Castillo, C. Pedraza, J. Castillo, C. Camarero, José L. Bosque, R. Menendez, and J.I. Martínez</i>	
Reconfigurable Constraint Repetition Unit for Regular Expression Matching	258
<i>Miad Faezipour and Mehrdad Nourani</i>	
Fast Multivariate Signature Generation in Hardware: The Case of Rainbow	260
<i>Sundar Balasubramanian, Andrey Bogdanov, Andy Rupp, Jintai Ding, and Harold W. Carter</i>	
Configurable Flow Models for FPGA Particle Graphics Engines	262
<i>Andrew J. Wong and Warren J. Gross</i>	
Runtime Filesystem Support for Reconfigurable FPGA Hardware Processes in BORPH	264
<i>Hayden Kwok-Hay So and Robert Brodersen</i>	
Efficient Reconfigurable On-Chip Buses for FPGAs	266
<i>Dirk Koch, Christian Haubelt, and Jürgen Teich</i>	
Investigation of Programming Models for Emerging FPGA-Based High Performance Computing Systems	270
<i>Andrew W.H. House and Paul Chow</i>	

Hardware Compilation from Machine Code with M2V	272
<i>Karl Meier and Alessandro Forin</i>	
An Implementation of the Conjugate Gradient Algorithm on FPGAs	275
<i>David DuBois, Andrew DuBois, Thomas Boorman, Carolyn Connor, and Steve Poole</i>	
FPGA Session Control (FSC): Providing Remote Access to a Cluster of FPGAs	277
<i>Yamuna Rajasekhar, Yashodhan Phatak, Andrew G. Schmidt, William V. Kritikos, and Ron Sass</i>	
Reconfigurable Computing Cluster Project: Phase I Brief	279
<i>Andrew G. Schmidt, William V. Kritikos, Siddhartha Datta, and Ron Sass</i>	
Scalable and Portable Architecture for Probability Density Function Estimation on FPGAs	281
<i>Karthik Nagarajan, Brian Holland, Clint Slatton, and Alan D. George</i>	
A Hardware Efficient Support Vector Machine Architecture for FPGA	283
<i>Kevin Irick, Michael DeBole, Vijaykrishnan Narayanan, and Aman Gayasen</i>	
Optimization of Routing and Reconfiguration Overhead in Programmable Processor Array Architectures	285
<i>Christophe Wolinski, Krzysztof Kuchcinski, Jürgen Teich, and Frank Hannig</i>	
Matrix Computations on Heterogeneous Reconfigurable Systems	289
<i>Ling Zhuo, Qingbo Wang, and Viktor K. Prasanna</i>	
System Level Design Methodology for Hybrid Multi-Processor SoC on FPGA	291
<i>Jason Wu, John Williams, and Neil Bergmann</i>	
A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture	293
<i>François Charot, Christophe Wolinski, Nicolas Fau, and François Hamon</i>	
An Efficient Implementation of a Phase Unwrapping Kernel on Reconfigurable Hardware	295
<i>Sherman Braganza and Miriam Leeser</i>	
Facilitating Processor-Based DPR Systems for non-DPR Experts	297
<i>Edward Chen, William Gruver, Dorian Sabaz, and Lesley Shannon</i>	
Combining Rewriting-Logic, Architecture Generation, and Simulation to Exploit Coarse-Grained Reconfigurable Architectures	299
<i>Carlos Morra, Joao Bispo, Joao M.P. Cardoso, and Jürgen Becker</i>	

Author Index