

Proceedings

**2008 International Conference on Reconfigurable
Computing and FPGAs**

ReConFig 2008

**3-5 December 2008
Cancun, Mexico**



Los Alamitos, California
Washington • Tokyo



2008 International Conference on Reconfigurable Computing and FPGAs

ReConFig 2008 Table of Contents

Preface

Organizing Committee

Program Committee

Reviewers

General Session 1 - Applications 1

Reconfigurable PDA for the Visually Impaired Using FPGAs	1
<i>Xuan Zhang, Cesar Ortega-Sanchez, and Iain Murray</i>	
Embedded Harmonic Control for Trajectory Planning in Large Environments	7
<i>Cesar Torres-Huitzil, Bernard Girau, Amine Boumaza, and Bruno Scherrer</i>	
Flexible Architecture for Three Classes of Optical Flow Extraction Algorithms	13
<i>José Hugo Barrón-Zambrano, Cesar Torres-Huitzil, and Mauricio Cerda</i>	

General Session 2 - Processors 1

Automatic Synthesis of Multiprocessor Systems from Parallel Programs under Preemptive Scheduling	19
<i>Harold Ishebabi, Philipp Mahr, and Christophe Bobda</i>	
Design and Implementation of a Resource-Efficient Communication Architecture for Multiprocessors on FPGAs	25
<i>Xiaofang Wang and Swetha Thota</i>	
Automatic Instruction-Set Extensions with the Linear Complexity Spiral Search	31
<i>Carlo Galuzzi, Dimitris Theodoropoulos, Roel Meeuws, and Koen Bertels</i>	

General Session 3 - Applications 2

A Real-Time Embedded System for Stereo Vision Preprocessing Using an FPGA	37
<i>Anders Kjar-Nielsen, Lars Baunegaard With Jensen, Anders Stengaard Sorensen, and Norbert Krüger</i>	

Finite Precision Analysis of the 3GPP Standard Turbo Decoder for Fixed-Point Implementation in FPGA Devices	43
<i>Anabel Morales-Cortés, R. Parra-Michel, Luis F. González-Pérez, and Gabriela Cervantes T.</i>	
Parallel Processor for 3D Recovery from Optical Flow	49
<i>José Hugo Barrón-Zambrano, Fernando Martin del Campo-Ramírez, and Miguel Arias-Estrada</i>	
A Reconfigurable Platform for Frequent Pattern Mining	55
<i>Song Sun, Michael Steffen, and Joseph Zambreno</i>	

General Session 4 - Reconfigurability

A Framework for the Exploration of RTOS Dedicated to the Management of Hardware Reconfigurable Resources	61
<i>J.C. Prevotet, A. Benkhelifa, B. Granado, E. Huck, B. Miramond, F. Verdier, D. Chillet, and S. Pillement</i>	
Optimizing Partial Reconfiguration of Multi-context Architectures	67
<i>Sven Eisenhardt, Tobias Oppold, Thomas Schweizer, and Wolfgang Rosenstiel</i>	
Automatic Construction of Large-Scale Regular Expression Matching Engines on FPGA	73
<i>Yi-Hua E. Yang and Viktor K. Prasanna</i>	
A Hardware Task-Graph Scheduler for Reconfigurable Multi-tasking Systems	79
<i>Juan Antonio Clemente, Carlos González, Javier Resano, and Daniel Mozos</i>	

General Session 5 - Processors 2

Optimized Architectural Synthesis of Fixed-Point Datapaths	85
<i>Gabriel Caffarena, Juan A. López, Gerardo Leyva, Carlos Carreras, and Octavio Nieto-Taladriz</i>	
Developing an MMX Extension for the MicroBlaze Soft Processor	91
<i>Manuel Hernández Calvino, Sergio Rubén. Geninatti, and José Ignacio Benavides Benítez</i>	

General Session 6 - Methodologies 1

An ILP Formulation for the Task Graph Scheduling Problem Tailored to Bi-dimensional Reconfigurable Architectures	97
<i>F. Redaelli, M.D. Santambrogio, and S. Ogrenci Memik</i>	
Architectural Model and Resource Estimation for Distributed Hardware Implementation of Discrete Signal Transforms	103
<i>Rafael A. Arce-Nazario, Manuel Jiménez, and Domingo Rodríguez</i>	
A Reconfiguration-Aware Floorplacer for FPGAs	109
<i>A. Montone, F. Redaelli, M.D. Santambrogio, and S. Ogrenci Memik</i>	
The Effect of LUT and Cluster Size on a Tree Based FPGA Architecture	115
<i>Umer Farooq, Zied Marrakchi, Hayder Mrabet, and Habib Mehrez</i>	

General Session 7 - Methodologies 2

Enhanced Methodology and Tools for Exploring Domain-Specific Coarse-Grained FPGAs	121
<i>Husain Parvez, Zied MARRAKCHI, and Habib Mehrez</i>	
Integrating Logic Analyzer Functionality into VHDL Designs	127
<i>G. Knittel, S. Mayer, and C. Rothlaender</i>	
Loop Transformations to Reduce the Dynamic FPGA Reconfiguration Overhead	133
<i>Tom Degryse, Karel Bruneel, Harald Devos, and Dirk Stroobandt</i>	
Leveraging Firmware in Multichip Systems to Maximize FPGA Resources: An Application of Self-Partial Reconfiguration	139
<i>Juan Galindo, Eric Peskin, Brad Larson, and Gene Roylance</i>	
Finite Domain Constraints Based Delay Aware Placement Tool for FPOAs	145
<i>Rohit Saraswat and Brandon Eames</i>	

General Session 8 - Processors 3 and Applications 3

Arithmetic Operations and Their Energy Consumption in the Nios II Embedded Processor	151
<i>David M. Cambre, Eduardo Boemo, and Elías Todorovich</i>	
Operating System for Symmetric Multiprocessors on FPGA	157
<i>Pablo Huerta, Javier Castillo, Carlos Sánchez, and Jose Ignacio Martínez</i>	
Dynamically Reconfigurable Split Cache Architecture	163
<i>Luiza M.N. Coutinho, Jose L.D. Mendes, and Carlos A.P.S. Martins</i>	
Configurable-System-on-Programmable-Chip for Power Electronics Control Applications	169
<i>Armando Astarloa, Unai Bidarte, Jesús Lázaro, Jon Andreu, and Jose Luis Martín</i>	
Parallel Backprojector for Cone-Beam Computer Tomography	175
<i>Nikolay Sorokin</i>	

General Session 9 - Systems on Chip

Key Research Issues for Reconfigurable Network-on-Chip	181
<i>R. Dafali, J.-Ph. Diguët, and M. Sevaux</i>	
SoC-MPI: A Flexible Message Passing Library for Multiprocessor Systems-on-Chips	187
<i>Philipp Mahr, Christian Lörchner, Harold Ishebabi, and Christophe Bobda</i>	
Design Space Exploration and Performance Analysis for the Modular Design of CVS in a Heterogeneous MPSoC	193
<i>Z. Jian Jia, Tomás Bautista, Antonio Núñez, Cayetano Guerra, and Mario Hernández</i>	

General Session 10 - Reconfiguration and Methods

Part-E - A Tool for Reconfigurable System Design	199
<i>Elmar Weber, Florian Dittmann, and Norma Montealegre</i>	
VIS2SOUND on Reconfigurable Hardware	205
<i>C. Morillas, J.P. Cobos, F.J. Pelayo, A. Prieto, and S. Romero</i>	

A Fast Emulation-Based NoC Prototyping Framework211

Yana E. Krasteva, Francisco Criado, Eduardo de la Torre, and Teresa Riesgo

Power-Efficient High Throughput Reconfigurable Datapath Design for Portable
Multimedia Devices217

Sohan Purohit, Sai Rahul Chalamalasetti, Martin Margala, and Pasquale Corsonello

Track on Bioinspired Reconfigurable Computing Systems and Self-Adaptive Computing 1

Reconfigurability-Aware Structural Mapping for LUT-Based FPGAs223

Karel Bruneel and Dirk Stroobandt

Fast Implementation of a Bio-inspired Model for Decentralized Gathering229

Bernard Girau and Cesar Torres-Huitzel

Game-Theoretic Approach for Temperature-Aware Frequency Assignment with Task
Synchronization on MP-SoC235

Diego Puschini, Fabien Clermidy, Pascal Benoit, Gilles Sassatelli, and Lionel Torres

Track on Bioinspired Reconfigurable Computing Systems and Self-Adaptive Computing 2

A Hybrid FPGA/Coarse Parallel Processing Architecture for Multi-modal Visual
Feature Descriptors241

*Lars Baunegaard With Jensen, Anders Kjar-Nielsen, Javier Diaz Alonso, Eduardo Ros,
and Norbert Krüger*

Design and Implementation of Adaptive Viterbi Decoder for Using A Dynamic
Reconfigurable Processor247

Yuken Kishimoto, Shinichiro Haruyama, and Hideharu Amano

Dynamic Self-Rescheduling of Tasks over a Heterogeneous Platform253

*Alécio P.D. Binotto, Edison P. Freitas, Marcelo Götz, Carlos E. Pereira, André Stork,
and Tony Larsson*

Track on High Performance Reconfigurable Computing 1

Sequence Alignment with Traceback on Reconfigurable Hardware259

Scott Lloyd and Quinn O. Snell

A Message-Passing Hardware/Software Co-simulation Environment to Aid
in Reconfigurable Computing Design Using TMD-MPI265

Manuel Saldana, Emanuel Ramalho, and Paul Chow

FPGA Implementation of Pseudo Random Number Generators for Monte Carlo
Methods in Quantitative Finance271

Simon Banks, Philip Beadling, and Andras Ferencz

A Pthreads-Based MPI-1 Implementation for MMU-Less Machines277

*Juan A. Rico-Gallego, Jesus M. Alvarez-Llorente, Francisco J. Perogil-Duque,
Pedro P. Antúnez-Gómez, and Juan C. Díaz-Martín*

A Hardware Filesystem Implementation for High-Speed Secondary Storage283

Ashwin A. Mendon and Ron Sass

Track on High Performance Reconfigurable Computing 2

A Real-Time FPGA Based Platform for Applications in Mechatronics	289
<i>Roque A. Osornio-Rios, Rene de J. Romero-Troncoso, Luis Morales-Velazquez, J. Jesus de Santiago-Perez, Rooney de J. Rivera-Guillen, and J. de Jesus Rangel-Magdaleno</i>	
Disparity Map Hardware Accelerator	295
<i>Humberto Calderón, Jesús Ortiz, and Jean-Guy Fontaine</i>	
A Novel Rekeying Message Authentication Procedure Based on Winternitz OTS and Reconfigurable Hardware Architectures	301
<i>Abdulhadi Shoufan, Sorin A. Huss, Oliver Kelm, and Sebastian Schipp</i>	
A Temporal Partitioning Methodology for Reconfigurable High Performance Computers	307
<i>Paulo S. Brandao do Nascimento, Victor W.C. de Medeiros, Viviane L.S. Souza, Abner C. Barros, and Manoel Eusebio de Lima</i>	
Power Consumption Reduction Explorations in Processors by Enhancing Performance Using Small ESL Reprogrammable eFPGAs	313
<i>Syed Zahid Ahmed, Julien Eydoux, Michael Fernandez, Laurent Rougé, Gilles Sassatelli, and Lionel Torres</i>	

Track on Reconfigurable Computing for DSP and Communications 1

Reconfigurable Cell Architecture for Systolic and Pipelined Computing Datapaths	319
<i>Abdulrahman Hanoun, Friedrich Mayer-Lindenberg, and Bassel Soudan</i>	
Implementations and Optimizations of Pipeline FFTs on Xilinx FPGAs	325
<i>Bin Zhou and David Hwang</i>	
Generalised Parallel Bilinear Interpolation Architecture for Vision Systems	331
<i>Suhaib A. Fahmy</i>	

Track on Reconfigurable Computing for DSP and Communications 2

An FFT/IFFT Design versus Altera and Xilinx Cores	337
<i>C. Gonzalez-Concejero, V. Rodellar, A. Alvarez-Marquina, E. Martinez de Icaya, and P. Gomez-Vilda</i>	
Using a CSP Based Programming Model for Reconfigurable Processor Arrays	343
<i>Zain-ul-Abdin and Bertil Svensson</i>	
A Novel FPGA Implementation of a Wideband Sonar System for Target Motion Estimation	349
<i>Sheng Cheng, Chien-Hsun Tseng, and Marina Cole</i>	
Hybrid Architecture for Data-Dependent Superimposed Training in Digital Receivers	355
<i>Fernando Martín del Campo, René Cumplido, Roberto Perez-Andrade, and A.G. Orozco-Lugo</i>	

Track on Reconfigurable Computing for DSP and Communications 3

A Comparison of Approaches for High-Level Power Estimation of LUT-Based DSP Components	361
<i>Ruzica Jevtic, Carlos Carreras, and Domenik Helms</i>	
FPGA Implementation of a Modulated Complex Lapped Transform for Watermarking Systems	367
<i>Jose Juan Garcia-Hernandez, Claudia Feregrino-Uribe, and Rene Cumplido</i>	
Universal Wavelet Kernel Implementation Using Reconfigurable Hardware	373
<i>Christophe Desmouliers, Erdal Oruklu, and Jafar Saniie</i>	
Design and Implementation of a Multi-standard Interleaver for 802.11a, 802.11n, 802.16e & DVB Standards	379
<i>Carlos R. Sánchez-Ortiz, R. Parra-Michel, and M.E. Guzmán-Rentería</i>	

Track on Reconfigurable Computing for Security and Cryptography 1

Analysis and Enhancement of Random Number Generator in FPGA Based on Oscillator Rings	385
<i>Knut Wold and Chik How Tan</i>	
Parametric, Secure and Compact Implementation of RSA on FPGA	391
<i>Ersin Öksüzoglu and Erkay Savaş</i>	
FPGA Implementation of an Elliptic Curve Cryptosystem over $GF(3^m)$	397
<i>Ilker Yavuz, Siddika Berna Örs Yalçın, and Çetin Kaya Koç</i>	

Track on Reconfigurable Computing for Security and Cryptography 2

Enhanced Correlation Power Analysis Using Key Screening Technique	403
<i>Toshihiro Katashita, Akashi Satoh, Takeshi Sugawara, Naofumi Homma, and Takafumi Aoki</i>	
Enhancing an Embedded Processor Core with a Cryptographic Unit for Speed and Security	409
<i>Övünç Kocabaş, Erkay Savaş, and Johann Großschädl</i>	
Triple Rail Logic Robustness against DPA	415
<i>Victor Lomné, Thomas Ordas, Philippe Maurine, Lionel Torres, Michel Robert, Rafael Soares, and Ney Calazans</i>	
FPGA Implementation and Performance Evaluation of AES-CCM Cores for Wireless Networks	421
<i>Ignacio Algreto-Badillo, Claudia Feregrino-Uribe, René Cumplido, and Miguel Morales-Sandoval</i>	
High Performance Implementation of a Public Key Block Cipher - MQQ, for FPGA Platforms	427
<i>Mohamed El-Hadedy, Danilo Gligoroski, and Svein J. Knapskog</i>	
Power Consumption Estimations vs Measurements for FPGA-Based Security Cores	433
<i>Dimitrios Meintanis and Ioannis Papaefstathiou</i>	

Track on Reconfigurable Computing for Security and Cryptography 3

Celator: A Multi-algorithm Cryptographic Co-processor	438
<i>Daniele Fronte, Annie Perez, and Eric Payrat</i>	
A Reversible Data Hiding Algorithm for Radiological Medical Images and Its Hardware Implementation	444
<i>Z. Jezabel Guzmán Zavaleta, Claudia Feregrino Uribe, and René Cumplido</i>	
Forward-Secure Content Distribution to Reconfigurable Hardware	450
<i>David Champagne, Reouven Elbaz, Catherine Gebotys, Lionel Torres, and Ruby B. Lee</i>	

Author Index