

# **2008 IEEE International Electron Devices Meeting**

**(IEDM)**

**San Francisco, CA, USA  
15 – 17 December 2008**

**Pages 1-458**



**IEEE Catalog Number: CFP08IED-PRT  
ISBN: 978-1-4244-2377-4**

# TABLE OF CONTENTS

## **SESSION 1: PLENARY**

<b>Electronic and Ionic Devices: Semiconductor Chips with Brain Tissue</b> .....	3
<i>Peter Fromherz</i>	
<b>Non-Volatile Memory Technologies: The Quest for Ever Lower Cost</b> .....	11
<i>Stefan Lai</i>	
<b>PV Technology Trends and Industry's Role</b> .....	17
<i>Naoki Asano, Tatsuo Saga</i>	

## **SESSION 2: PROCESS TECHNOLOGY – HIGH-K METAL-GATE INTEGRATION**

<b>Intrinsic Correlation Between Mobility Reduction and V<sub>t</sub> Shift Due to Interface Dipole Modulation in HfSiON/SiO<sub>2</sub> Stack by La or Al Addition</b> .....	25
<i>Kosuke Tatsumura, Takamitsu Ishihara, Seiji Inumiya, Kazuaki Nakajima, Akio Kaneko, Masakazu Goto, Shigeru Kawanaka, Atsuhiko Kinoshita</i>	
<b>Intrinsic Origin of Electric Dipoles Formed at High-k/SiO<sub>2</sub> Interface</b> .....	29
<i>Koji Kita, Akira Toriumi</i>	
<b>Manipulating Interface Dipoles of Opposing Polarity for Work Function Engineering Within a Single Metal Gate Stack</b> .....	33
<i>Andy Eu-Jin Lim, Jian Hou, Dim-Lee Kwong, Yee-Chia Yeo</i>	
<b>Chemical Mechanical Polish: The Enabling Technology</b> .....	37
<i>Joseph M Steigerwald</i>	
<b>Systematic Study of V<sub>th</sub> Controllability Using ALD-Y<sub>2</sub>O<sub>3</sub>, La<sub>2</sub>O<sub>3</sub>, and MgO<sub>2</sub> Layers with HfSiON/Metal Gate First n-MOSFETs for hp 32 nm Bulk Devices</b> .....	41
<i>Satoshi Kamiyama, Dai Ishikawa, Etsuo Kurosawa, Hiroyuki Nakata, Masashi Kitajima, Minoru Ootuka, Takayuki Aoyama, Yasuo Nara, Yuzuru Ohji</i>	
<b>Device and Reliability Improvement of HfSiON+LaO<sub>x</sub>/Metal Gate Stacks for 22nm Node Application</b> .....	45
<i>J. Huang, P. D. Kirsch, D. Heh, C. Y. Kang, G. Bersuker, M. Hussain, P. Majhi, P. Sivasubramani, D. C. Gilmer, N. Goel, M. A. Quevedo-Lopez, C. Young, C. S. Park, C. Park, P. Y. Hung, J. Price, H. R. Harris, B. H. Lee, H.-H. Tseng, R. Jammy</i>	

## **SESSION 3: CMOS DEVICES AND TECHNOLOGY – ADVANCED TRANSPORT ENHANCEMENT**

<b>High-Performance nMOSFET with In-Situ Phosphorus-doped Embedded Si:C (ISPD eSi:C) Source-Drain Stressor</b> .....	51
<i>B. Yang, R. Takalkar, Z. Ren, L. Black, A. Dube, J. W. Weijtmans, J. Li, J. B. Johnson, J. Faltermeier, A. Madan, Z. Zhu, A. Turansky, G. Xia, A. Chakravarti, R. Pal, K. Chan, A. Reznicek, T. N. Adam, B. Yang, J. P. de Souza, E. C. T. Harley, B. Greene, A. Gehring, M. Cai, D. Aime, S. Sun, H. Meer, J. Holt, D. Theodore, S. Zollner, P. Grudowski, D. Sadana, D.-G. Park, D. Mocuta, D. Schepis, E. Maciejewski, S. Luning, J. Pellerin, E. Leobandung</i>	
<b>Physical and Electrical Analysis of the Stress Memorization Technique (SMT) using Poly-Gates and its Optimization for Beyond 45-nm High-Performance Applications</b> .....	55
<i>T. Miyashita, T. Owada, A. Hatada, Y. Hayami, K. Ookoshi, T. Mori, H. Kurata, T. Futatsugi</i>	

<b>(110) NMOSFETs Competitive to (001) NMOSFETs: Si Migration to Create (331) Facet and Ultra-Shallow Al Implantation after NiSi Formation</b> .....	59
<i>H. Fukutome, K. Okabe, K. Okubo, H. Minakata, Y. Morisaki, K. Ikeda, T. Yamamoto, K. Hosaka, Y. Momiyama, M. Kase, S. Satoh</i>	

<b>High Performance Hi-K + Metal Gate Strain Enhanced Transistors on (110) Silicon</b> .....	63
<i>P. Packan, S. Cea, H. Deshpande, T. Ghani, M. Giles, O. Golonzka, M. Hattendorf, R. Kotlyar, K. Kuhn, A. Murthy, P. Ranade, L. Shifren, C. Weber, K. Zawadzki</i>	

<b>Experimental Investigation on the Origin of Direction Dependence of Si (110) Hole Mobility Utilizing Ultra-Thin Body pMOSFETs</b> .....	67
<i>Ken Shimizu, Takuya Saraya, Toshiro Hiramoto</i>	

## **SESSION 4: DISPLAYS, SENSORS, AND MEMS – THIN-FILM DEVICES AND MEMORY**

<b>High Performance Oxide Thin Film Transistors with Double Active Layers</b> .....	73
<i>Sun Il Kim, Chang Jung Kim, Jae Chul Park, Ihun Song, Sang Wook Kim, Huaxiang Yin, Eunha Lee, Jae Chul Lee, Youngsoo Park</i>	

<b>1.5-V Operating Fully-Depleted Amorphous Oxide Thin Film Transistors Achieved by 63-mV/dec Subthreshold Slope</b> .....	77
<i>T. Kawamura, H. Uchiyama, S. Saito, H. Wakana, T. Mine, M. Hatano, K. Torii, T. Onai</i>	

<b>Bootstrapped Ring Oscillator with Propagation Delay Time below 1.0 nsec/stage by Standard 0.5<math>\mu</math>m Bottom-Gate Amorphous Ga<sub>2</sub>O<sub>3</sub>-In<sub>2</sub>O<sub>3</sub>-ZnO TFT Technology</b> .....	81
<i>Huaxiang Yin, Sunil Kim, Chang Jung Kim, Jae Chul Park, Ihun Song, Sang-Wook Kim, Sung-Hoon Lee, Youngsoo Park</i>	

<b>Stack Friendly All-Oxide 3D RRAM using GaInZnO Peripheral TFT realized over Glass Substrates</b> .....	85
<i>M.-J. Lee, C. B. Lee, S. Kim, H. Yin, J. Park, S. E. Ahn, B. S. Kang, K. H. Kim, G. Stefanovich, I. Song, S. Kim, J. H. Lee, S. J. Chung, Y. H. Kim, C. S. Lee, J. B. Park, I. G. Baek, C. J. Kim, Y. Park</i>	

<b>Amorphous Silicon Thin-film Transistors with DC Saturation Current Half-Life of More Than 100 Years</b> .....	89
<i>Bahman Hekmatshoar, Kunigunde H. Cherenack, Sigurd Wagner, James C. Sturm</i>	

<b>Ultra-High Frequency Rectification Using Organic Diodes</b> .....	93
<i>Soeren Stuedel, Kris Myny, Peter Vicca, David Cheyns, Jan Genoe, Paul Heremans</i>	

<b>A Large-area, Flexible, Ultrasonic Imaging System with a Printed Organic Transistor Active Matrix</b> .....	97
<i>Yusaku Kato, Tsuyoshi Sekitani, Yoshiaki Noguchi, Makoto Takamiya, Takayasu Sakurai, Takao Someya</i>	

## **SESSION 5: CHARACTERIZATION, RELIABILITY, AND YIELD BTI IN SiON AND HIGH K FETS**

<b>A Comprehensive Study of Flicker Noise in Plasma Nitrided SiON p-MOSFETs: Process Dependence of Pre-Existing and NBTI Stress Generated Trap Distribution Profiles</b> .....	103
<i>G. Kapila, N. Goyal, V. D. Maheta, C. Olsen, K. Ahmed, S. Mahapatra</i>	

<b>Universality of Interface Trap Generation and Its Impact on I<sub>D</sub> Degradation in Strained/Unstrained PMOS Transistors Under NBTI Stress</b> .....	107
<i>A. E. Islam, J. H. Lee, W.-H. Wu, A. Oates, M. A. Alam</i>	

<b>A Comprehensive and Comparative Study of Interface and Bulk Characteristics of nMOSETs with La-Incorporated High-k Dielectrics</b> .....	111
<i>Won-Ho Choi, Hyuk-Min Kwon, In-Shik Han, Tae-Gyu Goo, Min-Ki Na, Chang Yong Kang, Gennadi Bersuker, Byoung Hun Lee, Yoon-Ha Jeong, Hi-Deok Lee, Raj Jammy</i>	

<b>The Impact of La-doping on the Reliability of Low <math>V_{th}</math> High-k/Metal Gate nMOSFETs under Various Gate Stress Conditions</b> .....	115
<i>C. Y. Kang, C. D. Young, J. Huang, P. Kirsch, D. Heh, P. Sivasubramani, H. K. Park, G. Bersuker, B. H. Lee, H. S. Choi, K. T. Lee, Y.-H. Jeong, J. Lichtenwalner, A. I. Kingon, H.-H. Tseng, R. Jammy</i>	

<b>Physical Model of the PBTI and TDDB of La Incorporated HfSiON Gate Dielectrics with Pre-existing and Stress-induced Defects</b> .....	119
<i>M. Sato, N. Umezawa, J. Shimokawa, H. Arimura, S. Sugino, A. Tachibana, M. Nakamura, N. Mise, S. Kamiyama, T. Morooka, T. Eimori, K. Shiraishi, K. Yamabe, H. Watanabe, K. Yamada, T. Aoyama, T. Nabatame, Y. Nara, Y. Ohji</i>	

<b>Impacts of Non-negligible Electron Trapping/Detrapping on the NBTI Characteristics in Silicon Nanowire Transistors with TiN Metal Gates</b> .....	123
<i>Liangliang Zhang, Runsheng Wang, Jing Zhuge, Ru Huang, Dong-Won Kim, Donggun Park, Yangyuan Wang</i>	

## **SESSION 6: QUANTUM, POWER, AND COMPOUND SEMICONDUCTORS DEVICES – HIGH-VOLTAGE POWER DEVICES**

<b>Rugged Dotted-channel LDMOS structure</b> .....	129
<i>Tahir Khan, Vishnu Khemka, Ronghua Zhu, Abe Bose</i>	

<b>190V N-Channel Lateral IGBT Integration in SOI 0.35 <math>\mu\text{m}</math> BCD Technology</b> .....	133
<i>M. Sambti, M. Gallo, P. Galbiati</i>	

<b>High Voltage Devices Integration Into Advanced CMOS Technologies</b> .....	137
<i>R. A. Bianchi, F. Monsieur, F. Blanchet, C. Raynaud, O. Noblanc</i>	

<b>Monolithic Integration of Lateral Field-Effect Rectifier with Normally-off HEMT for GaN-on-Si Switch-mode Power Supply Converters</b> .....	141
<i>Wanjun Chen, King-Yuen Wong, Kevin J. Chen</i>	

<b>Gan-based Natural Super Junction Diodes with Multi-channel Structures</b> .....	145
<i>Hidetoshi Ishida, Daisuke Shibata, Hisayoshi Matsuo, Manabu Yanagihara, Yasuhiro Uemoto, Tetsuzo Ueda, Tsuyoshi Tanaka, Daisuke Ueda</i>	

<b>Source Injection Induced Off-State Breakdown and Its Improvement by Enhanced Back Barrier with Fluorine Ion Implantation in AlGaIn/GaN HEMTs</b> .....	149
<i>Maojun Wang, Kevin J. Chen</i>	

## **SESSION 7: SOLID-STATE AND NANOELECTRONIC DEVICES – SPIN DEVICES, BATTERIES, AND STEEP SLOPE FETS**

<b>Engineering Single Spins and Coherence for Spintronics</b> .....	155
<i>David D. Awschalom</i>	

<b>Magnetic Coupled Spin-torque Devices and Magnetic Ring Oscillator</b> .....	158
<i>Larkhoon Leem, James S. Harris</i>	

<b>Impact of SOI, <math>\text{Si}_{1-x}\text{Ge}_x\text{OI}</math> and GeOI Substrates on CMOS Compatible Tunnel FET Performance</b> .....	162
<i>F. Mayer, C. Le Royer, J.-F. Damlencourt, K. Romanjek, F. Andrieu, C. Tabone, B. Previtali, S. Deleonibus</i>	

<b>Demonstration of Subthreshold Swing Smaller Than 60mV/decade in Fe-FET with P(VDF-TrFE)/SiO<sub>2</sub> Gate Stack</b> .....	167
<i>Giovanni A. Salvatore, Didier Bouvet, Adrian Mihai Ionescu</i>	
<b>Feedback FET: A Novel Transistor Exhibiting Steep Switching Behavior at Low Bias Voltages</b> .....	171
<i>Alvaro Padilla, Chun Wing Yeung, Changhwan Shin, Chenming Hu, Tsu-Jae King Liu</i>	
<b>Nanowire Batteries for Next Generation Electronics</b> .....	175
<i>Candace K. Chan, Stephen T. Connor, Yuan Yang, Ching-Mei Hsu, Robert A. Huggins, Yi Cui</i>	
<b>A Novel SPRAM (SPin-transfer torque RAM)-based Reconfigurable Logic Block for 3D-Stacked reconfigurable Spin Processor</b> .....	179
<i>M. Sekikawa, K. Kiyoyama, H. Hasegawa, K. Miura, T. Fukushima, S. Ikeda, T. Tanaka, H. Ohno, M. Koyanagi</i>	

## **SESSION 8: MODELING AND SIMULATION – ADVANCES IN MODELING LOW DIMENSIONAL STRUCTURES**

<b>From NEMO1D and NEMO3D to OMEN: Moving Towards Atomistic 3-D Quantum Transport in Nano-scale Semiconductors</b> .....	185
<i>Gerhard Klimeck, Mathieu Luisier</i>	
<b>Shot Noise in Quasi One-dimensional FETs</b> .....	189
<i>A. Betti, G. Fiori, G. Iannaccone</i>	
<b>The Quantum Capacitance Limit of High-Speed, Low-Power InSb Nanowire Field Effect Transistors</b> .....	193
<i>M. Abul Khayer, Roger K. Lake</i>	
<b>Modeling of Schottky and Ohmic Contacts between Metal and Graphene Nanoribbons Using Extended Hückel Theory (EHT)-Based NEGF Method</b> .....	197
<i>Ximeng Guan, Qiushi Ran, Ming Zhang, Zhiping Yu, H.-S. Philip Wong</i>	
<b>Graphene Nano-Ribbon (GNR) Interconnects: A Genuine Contender or a Delusive Dream?</b> .....	201
<i>Chuan Xu, Hong Li, Kaustav Banerjee</i>	

## **SESSION 9: MEMORY TECHNOLOGY – PHASE-CHANGE AND UNIFIED MEMORY**

<b>Mechanisms of Retention Loss in Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>-based Phase-Change Memory</b> .....	207
<i>Y. H. Shih, J. Y. Wu, B. Rajendran, M. H. Lee, R. Cheek, M. Lamorey, M. Breitwisch, Y. Zhu, E. K. Lai, C. F. Chen, E. Stinzianni, A. Schrott, E. Joseph, R. Dasaka, S. Raoux, H. L. Lung, C. Lam</i>	
<b>A Unified 7.5nm Dash-Type Confined Cell for High Performance PRAM Device</b> .....	211
<i>D. H. Im, J. I. Lee, S. L. Cho, H. G. An, D. H. Kim, I. S. Kim, H. Park, D. H. Ahn, H. Horii, S. O. Park, U-In Chung, J. T. Moon</i>	
<b>Transient Effects of Delay, Switching and Recovery in Phase Change Memory (PCM) Devices</b> .....	215
<i>S. Lavizzari, D. Ielmini, D. Sharma, A. L. Lacaita</i>	
<b>Characterization and Modelling of Low-Frequency Noise in PCM devices</b> .....	219
<i>P. Fantini, G. Betti Beneventi, A. Calderoni, L. Larcher, P. Pavan, F. Pellizzer</i>	
<b>High Speed Flash Memory and 1T-DRAM on Dopant Segregated Schottky Barrier (DSSB) FinFET SONOS Device for Multi-functional SoC Applications</b> .....	223
<i>Sung-Jin Choi, Jin-Woo Han, Sungho Kim, Dong-Hyun Kim, Moon-Gyu Jang, Jong-Heon Yang, Jin Soo Kim, Kwang Hee Kim, Gi Sung Lee, Jae Sub Oh, Myeong Ho Song, Yun Chang Park, Jeoung Woo Kim, Yang-Kyu Choi</i>	

<b>Energy Band Engineered Unified-RAM (URAM) for Multi-Functioning 1T-DRAM and NVM</b> .....	227
<i>Jin-Woo Han, Seong-Wan Ryu, Sungho Kim, Chung-Jin Kim, Jae-Hyuk Ahn, Sung-Jin Choi, Kyu Jin Choi, Byung Jin Cho, Jin Soo Kim, Kwang Hee Kim, Gi Sung Lee, Jae Sub Oh, Myong Ho Song, Yun Chang Park, Jeoung Woo Kim, Yang-Kyu Choi</i>	

## **SESSION 10: CMOS DEVICES AND TECHNOLOGY – VTH VARIATION AND SCALING**

<b>Scaling of 32nm Low Power SRAM with High-K Metal Gate</b> .....	233
<i>H. S. Yang, R. Wong, R. Hasumi, Y. Gao, N. S. Kim, D. H. Lee, S. Badrudduza, D. Nair, M. Ostermayr, H. Kang, H. Zhuang, J. Li, L. Kang, X. Chen, A. Thean, F. Arnaud, L. Zhuang, C. Schiller, D. P. Sun, Y. W. Teh, J. Wallner, Y. Takasu, K. Stein, S. Samavedam, D. Jaeger, C. V. Baiocco, M. Sherony, M. Khare, C. Lage, J. Pape, J. Sudijono, A. L. Steegen, S. Stiffler</i>	

<b>Demonstration of Highly Scaled FinFET SRAM Cells with High-<math>\kappa</math> /Metal Gate and Investigation of Characteristic Variability for the 32 nm Node and Beyond</b> .....	237
<i>H. Kawasaki, M. Khater, M. Guillorn, N. Fuller, J. Chang, S. Kanakasabapathy, L. Chang, R. Muralidhar, K. Babich, Q. Yang, J. Ott, D. Klaus, E. Kratschmer, E. Sikorski, R. Miller, R. Viswanathan, Y. Zhang, J. Silverman, Q. Ouyang, A. Yagishita, M. Takayanagi, W. Haensch, K. Ishimaru</i>	

<b>First Observation of FinFET Specific Mismatch Behavior and Optimization Guidelines for SRAM Scaling</b> .....	241
<i>T. Mérelle, G. Curatola, A. Nackaerts, N. Collaerta, M. J. H. van Dal, G. Doornbos, T. S. Doornb, P. Christie, G. Vellianitis, B. Duriez, R. Duffy, B. J. Pawlak, F. C. Voogtb, R. Rooyackersa, L. Wittersa, M. Jurczaka and R. J. P. Lander</i>	

<b>High Immunity to Threshold Voltage Variability in Undoped Ultra-Thin FDSOI MOSFETs and its Physical Understanding</b> .....	245
<i>O. Weber, O. Faynot, F. Andrieu, C. Buj-Dufournet, F. Allain, P. Scheiblin, J. Foucher, N. Daval, D. Lafond, L. Tosti, L. Brevard, O. Rozeau, C. Fenouillet-Beranger, M. Marin, F. Boeuf, D. Delprat, K. Bourdelle, B.-Y. Nguyen, S. Deleonibus</i>	

<b>Comprehensive Study on <math>V_{th}</math> Variability in Silicon on Thin BOX (SOTB) CMOS with Small Random-Dopant Fluctuation: Finding a Way to Further Reduce Variation</b> .....	249
<i>Nobuyuki Sugii, Ryuta Tsuchiya, Takashi Ishigaki, Yusuke Morita, Hiroyuki Yoshimoto, Kazuyoshi Torii, Shin'ichiro Kimura</i>	

<b>MOSFET Performance Scaling: Limitations and Future Options</b> .....	253
<i>Dimitri A. Antoniadis, Ali Khakifirooz</i>	

<b>Improved Effective Switching Current (IEFF+) and Capacitance Methodology for CMOS Circuit Performance Prediction and Model-to-Hardware Correlation</b> .....	257
<i>Xiaojun Yu, Shu-jen Han, Noah Zamdmer, Jie Deng, Edward J. Nowak, Ken Rim</i>	

## **SESSION 11: DISPLAYS, SENSORS, AND MEMS – IMAGING TECHNOLOGIES**

<b>A 36×48mm<sup>2</sup> 48M-Pixel CCD Imager for Professional DSC Applications</b> .....	263
<i>Erik-Jan P. Manoury, Wilco Klaassens, Harry C. van Kuijk, Louis H. Meessen, Agnes C. Kleimann, Erik W. Bogaart, Inge M. Peters, Holger Stoldt, Mesut Koyuncu, Jan T. Bosiers</i>	

<b>A High-sensitivity Broadband Image Sensor using CuInGaSe<sub>2</sub> Thin Films</b> .....	267
<i>O. Matsushima, K. Miyazaki, M. Takaoka, T. Maekawa, H. Sekiguchi, T. Fuchikami, M. Moriwake, H. Takasu, S. Ishizuka, K. Sakurai, A. Yamada, S. Niki</i>	

<b>Setting Up 3D Sequential Integration for Back-Illuminated CMOS Image Sensors with Highly Miniaturized Pixels with Low Temperature Fully Depleted SOI Transistors</b> .....	271
<i>Perceval Coudrain, Perrine Batude, Xavier Gagnard, Cédric Leyris, Stéphane Ricq, Maud Vinet, Arnaud Pouydebasque, Norbert Moussy, Yvon Cazaux, Benoit Giffard, Pierre Magnan, Pascal Ancey</i>	

<b>Advanced Image Sensor Technology for Pixel Scaling Down Toward 1.0<math>\mu</math>m (Invited)</b> .....	275
<i>JungChak Ahn, Chang-Rok Moon, Bumsuk Kim, Kyungho Lee, Yitae Kim, Moosup Lim, Wook Lee, Heemin Park, Kyoungsik Moon, Jaeryung Yoo, YongJei Lee, ByungJun Park, Sangil Jung, Junetaeg Lee, Tae-Hun Lee, YunKi Lee, Junghoon Jung, Jin-Hak Kim, Tae-Chan Kim, Hyunwoo Cho, Duckhyung Lee, Yonghee Lee</i>	
<b>A Wireless-Compatible Optics-Free Microarray Imager</b> .....	279
<i>Mekhail Anwar, Turgut Aytur, Paul Matsudaira</i>	
<b>Flexible Terahertz Metamaterials: Towards a Terahertz Metamaterial Invisible Cloak</b> .....	283
<i>Hu Tao, N. I. Landy, Kebin Fan, A. C. Strikwerda, W. J. Padilla, R. D. Averitt, Xin Zhang</i>	

## **SESSION 12: MEMORY TECHNOLOGY – RESISTIVE MEMORY AND MAGNETIC MEMORY**

<b>Electrochemical and Thermochemical Memories</b> .....	289
<i>Rainer Waser</i>	
<b>Highly Reliable TaO<sub>x</sub> ReRAM and Direct Evidence of Redox Reaction Mechanism</b> .....	293
<i>Z. Wei, Y. Kanzawa, K. Arita, Y. Katoh, K. Kawai, S. Muraoka, S. Mitani, S. Fujii, K. Katayama, M. Iijima, T. Mikawa, T. Ninomiya, R. Miyanaga, Y. Kawashima, K. Tsuji, A. Himeno, T. Okada, R. Azuma, K. Shimakawa, H. Sugaya, T. Takagi, R. Yasuhara, K. Horiba, H. Kumigashira, M. Oshima</i>	
<b>Low Power and High Speed Bipolar Switching with A Thin Reactive Ti Buffer Layer in Robust HfO<sub>2</sub> Based RRAM</b> .....	297
<i>H. Y. Lee, P. S. Chen, T. Y. Wu, Y. S. Chen, C. C. Wang, P. J. Tzeng, C. H. Lin, F. Chen, C. H. Lien, M.-J. Tsai</i>	
<b>Evidence for Threshold Switching in the Set Process of NiO-based RRAM and Physical Modeling for Set, Reset, Retention and Disturb Prediction</b> .....	301
<i>C. Cagli, D. Ielmini, F. Nardi, A. L. Lacaita</i>	
<b>A Statistical Study of Magnetic Tunnel Junctions for High-Density Spin Torque Transfer-MRAM (STT-MRAM)</b> .....	305
<i>R. Beach, T. Min, C. Horng, Q. Chen, P. Sherman, S. Le, S. Young, K. Yang, H. Yu, X. Lu, W. Kula, T. Zhong, R. Xiao, A. Zhong, G. Liu, J. Kan, J. Yuan, J. Chen, R. Tong, J. Chien, T. Tornng, D. Tang, P. Wang, M. Chen, S. Assefa, M. Qazi, J. DeBrosse, M. Gaidis, S. Kanakasabapathy, Y. Lu, J. Nowak, E. O’Sullivan, T. Maffitt, J. Z. Sun, W. J. Gallagher</i>	
<b>Lower-current and Fast Switching of A Perpendicular TMR for High Speed and High Density Spin-Transfer-Torque MRAM</b> .....	309
<i>T. Kishi, H. Yoda, T. Kai, T. Nagase, E. Kitagawa, M. Yoshikawa, K. Nishiyama, T. Daibou, M. Nagamine, M. Amano, S. Takahashi, M. Nakayama, N. Shimomura, H. Aikawa, S. Ikegawa, S. Yuasa, K. Yakushiji, H. Kubota, A. Fukushima, M. Oogane, T. Miyazaki, K. Ando</i>	

## **SESSION 13: EMERGING TECHNOLOGIES – NANOTECHNOLOGIES FOR MEDICINE AND BIOLOGY**

<b>Systems Design of a High Resolution Retinal Prosthesis</b> .....	315
<i>James D. Weiland, Wolfgang Fink, Mark S. Humayun, Wentai Liu, Wen Li, Mohanasankar Sivaprakasam, Yu-Chong Tai, Mark A. Tarbell</i>	
<b>Design and Integration Technology for Miniature Medical Microsystems</b> .....	319
<i>C. Van Hoof, H. Neves, A. A. Aarts, F. Iker, P. Soussan, M. Gonzalez, E. Beyne, J. Vanfleteren, R. P. Puers, P. De Moor</i>	
<b>Microelectronic Neurosensor Arrays: Towards Implantable Brain Communication Interfaces</b> .....	323
<i>Y.-K. Song, D. A. Borton, S. Park, W. R. Patterson, C. W. Bull, J. Mislow, J. Simeral, J. P. Donoghue, A. V. Nurmikko</i>	

<b>Micro- and Nano-Electro Mechanical (MEMS and NEMS)-based Technologies for Implanted Biomedical Devices .....</b>	<b>327</b>
<i>N. Elman, Y. Patta, H. L. Ho Duc, K. Daniel, B. Masi, A. Scott, M. Cima</i>	

<b>Silicon Nanowires for Bioadhesive Drug Delivery.....</b>	<b>331</b>
<i>Kathleen Fischer, Sarah Tao, Hugh Daniels, Esther Li, Tejal Desai</i>	

## **SESSION 14: CHARACTERIZATION, RELIABILITY, AND YIELD – ESD/MEMORY RELIABILITY**

<b>ESD Qualification Changes for 45nm and Beyond .....</b>	<b>337</b>
<i>Charvaka Duvvury</i>	

<b>Impact of Strain on ESD Robustness of FinFET Devices.....</b>	<b>341</b>
<i>A. Griffoni, S. Thijs, C. Russ, D. Trémouilles, M. Scholz, D. Linten, N. Collaert, R. Rooyackers, C. Duvvury, H. Gossner, G. Meneghesso, G. Groeseneken</i>	

<b>Guard Ring Interactions and their Effect on CMOS Latchup Resilience.....</b>	<b>345</b>
<i>Farzan Farbiz, Elyse Rosenbaum</i>	

<b>A Novel Method for Evaluating Electron/Hole Mismatch in Scaled Split-Gate SONOS Memories.....</b>	<b>349</b>
<i>Yukihide Tsuji, Masayuki Terai, Shinji Fujieda, Toshiyuki Syo, Tomoya Saito, Koich Ando</i>	

<b>Statistical Investigation of the Floating Gate Memory Cell Leakage Through High-k Interpoly Dielectrics and Its Impact on Scalability and Reliability.....</b>	<b>353</b>
<i>B. Govoreanu, R. Degraeve, J. Van Houdt, M. Jurczak</i>	

<b>Neutron-induced Soft Errors in Advanced Flash Memories.....</b>	<b>357</b>
<i>G. Cellere, S. Gerardin, M. Bagatin, A. Paccagnella, A. Visconti, M. Bonanomi, S. Beltrami, P. Roche, G. Gasiot, R. Harboe Sørensen, A. Virtanen, C. Frost, P. Fuochi, C. Andreani, G. Gorini, A. Pietropaolo, S. Platt</i>	

## **SESSION 15: QUANTUM, POWER, AND COMPOUND SEMICONDUCTORS DEVICES – III-V MOSFETS WITH HIGH K DIELECTRICS**

<b>Addressing the Gate Stack Challenge for High Mobility In<sub>x</sub>Ga<sub>1-x</sub>As Channels for NFETs .....</b>	<b>363</b>
<i>N. Goel, D. Heh, S. Koveshnikov, I. Ok, S. Oktyabrsky, V. Tokranov, R. Kambhampati, M. Yakimov, Y. Sun, P. Pianetta, C. K. Gaspe, M. B. Santos, J. Lee, S. Datta, P. Majhi, W. Tsai</i>	

<b>Scaling of In<sub>0.7</sub>Ga<sub>0.3</sub>As Buried-Channel MOSFETs.....</b>	<b>367</b>
<i>Yanning Sun, E. W. Kiewra, J. P. de Souza, J. J. Bucchignano, K. E. Fogel, D. K. Sadana, G. G. Shahidi</i>	

<b>High-performance Surface Channel In-rich In<sub>0.75</sub>Ga<sub>0.25</sub>As MOSFETs with ALD High-k as Gate Dielectric.....</b>	<b>371</b>
<i>Y. Xuan, T. Shen, M. Xu, Y. Q. Wu, P. D. Ye</i>	

<b>Approaching Fermi Level Unpinning in Oxide-In<sub>0.2</sub>Ga<sub>0.8</sub>As .....</b>	<b>375</b>
<i>T. H. Chiang, W. C. Lee, T. D. Lin, D. Lin, K. H. Shiu, J. Kwo, W. E. Wang, W. Tsai, M. Hong</i>	

<b>Multi-probe Interface Characterization of In<sub>0.65</sub>Ga<sub>0.35</sub>As/Al<sub>2</sub>O<sub>3</sub> MOSFET .....</b>	<b>379</b>
<i>D. Varghese, Y. Xuan, Y. Q. Wu, T. Shen, P. D. Ye, M. A. Alam</i>	

<b>A New Silane-Ammonia Surface Passivation Technology for Realizing Inversion-Type Surface-Channel GaAs N-MOSFET with 160 nm Gate Length and High-Quality Metal-Gate/High-k Dielectric Stack.....</b>	<b>383</b>
<i>Hock-Chun Chin, Ming Zhu, Zhi-Chien Lee, Xinke Liu, Kian-Ming Tan, Hock Koon Lee, Luping Shi, Lei-Jun Tang, Chih-Hang Tung, Guo-Qiang Lo, Leng-Seow Tan, Yee-Chia Yeo</i>	



## **SESSION 16: PROCESS TECHNOLOGY – GE-CHANNEL CMOS AND ADVANCED GATE STACKS**

<b>Low Temperature (<math>\leq 380^\circ\text{C}</math>) and High Performance Ge CMOS Technology with Novel Source/Drain by Metal-Induced Dopants Activation and High-K/Metal Gate Stack for Monolithic 3D Integration .....</b>	<b>389</b>
<i>Jin-Hong Park, Munehiro Tada, Duygu Kuzum, Pawan Kapur, Hyun-Yong Yu, H.-S. Philip Wong, Krishna C. Saraswat</i>	
<b>High Mobility High-k/Ge pMOSFETs with 1 nm EOT - New Concept on Interface Engineering and Interface Characterization .....</b>	<b>393</b>
<i>Ruilong Xie, Thanh Hoa Phung, Wei He, Zhiqiang Sun, Mingbin Yu, Zhiyuan Cheng, Chunxiang Zhu</i>	
<b>Localized Ultra-Thin GeOI: An Innovative Approach to Germanium Channel MOSFETs on Bulk Si Substrates .....</b>	<b>397</b>
<i>E. Batail, S. Monfray, C. Tabone, O. Kermarrec, J. F. Damlencourt, P. Gautier, G. Rabille, C. Arvet, N. Loubet, Y. Campidelli, J. M. Hartmann, A. Pouydebasque, V. Delaye, C. Le Royer, G. Ghibaudo, T. Skotnicki, S. Deleonibus</i>	
<b>Plasma PH<sub>3</sub>-Passivated High Mobility Inversion InGaAs MOSFET Fabricated with Self-Aligned Gate-First Process and HfO<sub>2</sub>/TaN Gate Stack.....</b>	<b>401</b>
<i>Jianqiang Lin, Sungjoo Lee, Hoon-Jung Oh, Weifeng Yang, G. Q. Lo, D. L. Kwong, D. Z. Chi</i>	
<b>Fluorinated HfO<sub>2</sub> Gate Dielectrics Engineering for CMOS by Pre- and Post-CF<sub>4</sub> Plasma Passivation .....</b>	<b>405</b>
<i>Woei-Cherng Wu, Chao-Sung Lai, Shih-Ching Lee, Ming-Wen Ma, Tien-Sheng Chao, Jer-Chyi Wang, Chih-Wei Hsu, Pai-Chi Chou, Jian-Hao Chen, Kuo-Hsing Kao, Wen-Cheng Lo, Tsung-Yi Lu, Li-Lin Tay, Nelson Rowell</i>	
<b>Impact of Additional Factors in Threshold Voltage Variability of Metal/High-k Gate Stacks and Its Reduction by Controlling Crystalline Structure and Grain Size in the Metal Gates.....</b>	<b>409</b>
<i>K. Ohmori, T. Matsuki, D. Ishikawa, T. Morooka, T. Aminaka, Y. Sugita, T. Chikyow, K. Shiraishi, Y. Nara, K. Yamada</i>	

## **SESSION 17: SPECIAL SESSION – ISSUES AT THE CONFLUENCE OF TECHNOLOGY AND DESIGN**

<b>Technology-Circuit Collaboration for Low-Power LSI's .....</b>	<b>415</b>
<i>Takayasu Sakurai</i>	
<b>Design and Use of Tweakable Devices for Future Logic Implementation.....</b>	<b>417</b>
<i>Puneet Gupta</i>	
<b>Taking the Next Step in Moore's Law: Designs Turn to Enable Next Technology Node .....</b>	<b>418</b>
<i>Andrzej J. Strojwas</i>	
<b>Advanced Simulation of Statistical Variability and Reliability in Nano CMOS Transistors.....</b>	<b>419</b>
<i>A. Asenov, S. Roy, R. A. Brown, G. Roy, C. Alexander, C. Riddet, C. Millar, B. Cheng, A. Martinez, N. Seoane, D. Reid, M. F. Bukhori, X. Wang, U. Kovac</i>	
<b>Designing Robust Ultra-Low Power Circuits .....</b>	<b>420</b>
<i>Dennis Sylvester, Scott Hanson, Mingoo Seok, Yu-Shiang Lin, David Blaauw</i>	
<b>Designing Smart Temperature Sensors in Standard CMOS.....</b>	<b>421</b>
<i>Kofi A. A. Makinwa</i>	
<b>Circuit-Level Requirements for MOSFET-Replacement Devices .....</b>	<b>422</b>
<i>Hei Kam, Tsu-Jae King-Liu, Elad Alon, Mark Horowitz</i>	

## **SESSION 18: CHARACTERIZATION, RELIABILITY, AND YIELD – STRAIN OPTIMIZATION AND PERFORMANCE**

<b>Strain Mapping Technique for Performance Improvement of Strained MOSFETs with Scanning Transmission Electron Microscopy</b> .....	425
<i>N. Nakanishi, S. Kudo, M. Kawakami, T. Hayashi, H. Oda, T. Uchida, Y. Miyagawa, K. Asai, K. Ohnishi, N. Hattori, Y. Hirose, T. Koyama, K. Asayama, E. Murakami</i>	
<b>More Strain and Less Stress- The Guideline for Developing High-End Strained CMOS Technologies with Acceptable Reliability</b> .....	429
<i>Steve S. Chung, E. R. Hsieh, D. C. Huang, C. S. Lai, C. H. Tsai, P. W. Liu, Y. H. Lin, C. T. Tsai, G. H. Ma, S. C. Chien, S. W. Sun</i>	
<b>Trimming of IC Timing and Delay by Backside FIB Processing - Comparison of Conventional and Strained Technologies</b> .....	433
<i>Rudolf Schlangen, Rainer Leihkauf, Ted Lundquist, Peter Egger, Uwe Kerst, Christian Boit</i>	
<b>A New Framework for Performance Prediction of Advanced MOSFETs with Plasma-Induced Recess Structure and Latent Defect Site</b> .....	437
<i>K. Eriguchi, Y. Nakakubo, A. Matsuda, M. Kamei, H. Ohta, H. Nakagawa, S. Hayashi, S. Noda, K. Ishikawa, M. Yoshimaru, K. Ono</i>	
<b>Effects of Drain Bias on Threshold Voltage Fluctuation and Its Impact on Circuit Characteristics</b> .....	441
<i>Makoto Miyamura, Toshiharu Nagumo, Kiyoshi Takeuchi, Koichi Takeda, Masami Hane</i>	

## **SESSION 19: QUANTUM, POWER, AND COMPOUND SEMICONDUCTORS DEVICES – RF POWER AND OPTOELECTRONIC DEVICES**

<b>High RF Power Transistor with Laterally Modulation-Doped Channel and Self-Aligned Silicide in 45nm Node CMOS Technology</b> .....	447
<i>M. Shima, T. Suzuki, Y. Kawano, K. Okabe, S. Yamaura, K. Joshin, T. Futatsugi</i>	
<b>A CMOS-Compatible, High RF Power, Asymmetric-LDD MOSFET with Excellent Linearity</b> .....	451
<i>T. Chang, H. L. Kaob, Y. J. Chena, S. L. Liua, S. P. McAlisterc, Albert Chin</i>	
<b>Impact of Electrical Degradation on Trapping Characteristics of GaN High Electron Mobility Transistors</b> .....	455
<i>Jungwoo Joh, Jesús A. del Alamo</i>	
<b>Silicon Photonic Modulator and Integration for High-speed Applications</b> .....	459
<i>Ling Liao, Ansheng Liu, Juthika Basak, Hat Nguyen, Mario Paniccia, Yoel Chetrit, Doron Rubin</i>	
<b>Observation of Optical Gain in Ultra-Thin Silicon Resonant Cavity Light-Emitting Diode</b> .....	463
<i>S. Saito, N. Sakuma, Y. Suwa, H. Arimoto, D. Hisamoto, H. Uchiyama, J. Yamamoto, T. Sakamizu, T. Mine, S. Kimura, T. Sugawara, M. Aoki, T. Onai</i>	
<b>Role of Non-radiative Recombination in the Degradation of InGaN-based Laser Diodes</b> .....	467
<i>M. Meneghini, N. Trivellin, L.-R. Trevisanello, K. Orita, M. Yuri, D. Ueda, E. Zanoni, G. Meneghesso</i>	
<b>Single-Crystal Thin-Film Bonding on Diamond-Like Carbon Film by Intermolecular Force for Super High-Density Integration of High-Power LEDs</b> .....	471
<i>M. Ogihara, T. Sagimori, M. Mutoh, H. Furuta, T. Suzuki, H. Fujiwara, M. Sakuta</i>	

## **SESSION 20: DISPLAYS, SENSORS, AND MEMS – BIOSENSORS AND 3D HETERO INTEGRATION**

<b>Precise Detection of Singly Mismatched DNA with Functionalized Diamond Electrolyte Solution Gate FET</b> .....	477
<i>Shoma Kuga, Shinya Tajima, Jung-hoon Yang, Kazuyuki Hirama, Hiroshi Kawarada</i>	
<b>Development of Plasmonics-active SERS Substrates on a Wafer Scale for Chemical and Biological Sensing Applications</b> .....	481
<i>Anuj Dhawan, Yan Du, Hsinneng Wang, Donovan Leonard, Veena Misra, Mehmet Ozturk, Michael Gerhold, Tuan Vo-Dinh</i>	
<b>Overcoming the Screening-induced Performance Limits of Nanowire Biosensors: A Simulation Study on the Effect of Electro-diffusion Flow</b> .....	485
<i>Yang Liu, Klas Lilja, Clemens Heitzinger, Robert W. Dutton</i>	
<b>Through-Silicon Via and Die Stacking Technologies for Microsystems-integration</b> .....	489
<i>Eric Beyne, Piet De Moor, Wouter Ruythooren, Riet Labie, Anne Jourdain, Harrie Tilmans, Deniz Sabuncuoglu Tezcan, Philippe Soussan, Bart Swinnen, Rudi Cartuyvels</i>	
<b>New Heterogeneous Multi-Chip Module Integration Technology Using Self-Assembly Method</b> .....	493
<i>T. Fukushima, T. Konno, K. Kiyoyama, M. Murugesan, K. Sato, W.-C. Jeong, Y. Ohara, A. Noriki, S. Kanno, Y. Kaiho, H. Kino, K. Makita, R. Kobayashi, C.-K. Yin, K. Inamura, K.-W. Lee, J.-C. Bea, T. Tanaka, M. Koyanagi</i>	

## **SESSION 21: SOLID-STATE AND NANO-ELECTRONIC DEVICES CARBON-BASED DEVICES**

<b>Mobility Extraction and Quantum Capacitance Impact in High Performance Graphene Field-effect Transistor Devices</b> .....	499
<i>Zhihong Chen, Joerg Appenzeller</i>	
<b>RF Performance of Top-gated, Zero-bandgap Graphene Field-effect Transistors</b> .....	503
<i>Inanc Meric, Natalia Baklitskaya, Philip Kim, Kenneth L. Shepard</i>	
<b>Edge Chemistry Engineering of Graphene Nanoribbon Transistors: A Computational Study</b> .....	507
<i>Yijian Ouyang, Youngki Yoon, Jing Guo</i>	
<b>Carbon-Based Resistive Memory</b> .....	511
<i>Franz Kreupl, Rainer Bruchhaus, Petra Majewski, Jan B. Philipp, Ralf Symanczyk, Thomas Happ, Christian Arndt, Mirko Vogt, Roy Zimmermann, Axel Buerke, Andrew P. Graham, Michael Kund</i>	
<b>High-Frequency Effects in Carbon Nanotube Interconnects and Implications for On-Chip Inductor Design</b> .....	515
<i>Hong Li, Kaustav Banerjee</i>	
<b>Scaling and Variability Analysis of CNT-Based NEMS Devices and Circuits with Implications for Process Design</b> .....	519
<i>Hamed Dadgour, Alan M. Cassell, Kaustav Banerjee</i>	

## **SESSION 22: MODELING AND SIMULATION ATOMISTIC PROCESS SIMULATION AND MEMORY MODELING**

<b>Atomistic Modeling of Impurity Ion Implantation in Ultra-thin-body Si Devices</b> .....	525
<i>L. Pelaz, R. Duffy, M. Aboy, L. Marques, P. Lopez, I. Santos, B. J. Pawlak, M. J. H. van Dal, B. Duriez, T. Merelle, G. Doornbos, N. Collaert, L. Witters, R. Rooyackers, W. Vandervorst, M. Jurczak, M. Kaiser, R. G. R. Weemaes, J. G. M. van Berkum, P. Breimer, R. J. P. Lander</i>	

<b>Advanced 2D/3D Simulations for Laser Annealed Device using an Atomistic Kinetic Monte Carlo Approach and Scanning Spreading Resistance Microscopy (SSRM)</b> .....	529
<i>T. Noda, P. Eyben, W. Vandervorst, C. Vrancken, E. Rosseel, C. Ortolland, T. Clarysse, J. Goossens, A. De Keersgieter, S. Felch, R. Schreutelkamp, P. P. Absil, M. Jurczak, K. De Meyer, S. Biesemans, T. Y. Hoffmann</i>	
<b>Atomistic Modeling of Fluorine Implantation and Diffusion in III-Nitride Semiconductors</b> .....	533
<i>Li Yuan, Maojun Wang, Kevin J. Chen</i>	
<b>Impact of Platinum Incorporation on Thermal Stability and Interface Resistance in NiSi/Si Junctions Based on First-principles Calculation</b> .....	537
<i>Takao Marukame, Takashi Yamauchi, Yoshifumi Nishi, Tomokazu Sasaki†, Atsuhiko Kinoshita, Junji Koga, Koichi Kato</i>	
<b>Analytical Model for RESET Operation of Phase Change Memory</b> .....	541
<i>B. Rajendran, J. Karidis, M-H. Lee, M. Breitwisch, G. W. Burr, Y-H. Shih, R. Cheek, A. Schrott, H-L. Lung, C. Lam</i>	
<b>A New Physics-based Model for TANOS Memories Program/Erase</b> .....	545
<i>A. Mauri, C. Monzio Compagnoni, S. Amoroso, A. Maconi, F. Cattaneo, A. Benvenuti, A. S. Spinelli, A. L. Lacaita</i>	
<b>New Physical Model for Ultra-scaled 3D Nitride-Trapping Non-Volatile Memories</b> .....	549
<i>E. Nowak, M. Bocquet, L. Perniola, G. Ghibaudo, G. Molas, C. Jahan, R. Kies, G. Reimbold, B. De Salvo, F. Boulanger</i>	
<b>Oxide-Based RRAM Switching Mechanism: A New Ion-Transport-Recombination Model</b> .....	553
<i>B. Gao, S. Yu, N. Xu, L. F. Liu, B. Sun, X. Y. Liu, R. Q. Han, J. F. Kang, B. Yu, Y. Y. Wang</i>	

**SESSION 23: CMOS DEVICES AND TECHNOLOGY – CHARACTERISTICS OF MOBILITY AND THRESHOLD VOLTAGE IN ADVANCED DEVICES**

<b>Carrier Transport and Stress Engineering in Advanced Nanoscale Transistors From (100) and (110) Transistors To Carbon Nanotube FETs and Beyond</b> .....	559
<i>Ken Uchida, Masumi Saitoh, Shigeki Kobayashi</i>	
<b>Comprehensive Performance Assessment of Scaled (110) CMOSFETs Based on Understanding of STI Stress Effects and Velocity Saturation</b> .....	563
<i>Masumi Saitoh, Nobuaki Yasutake, Yukio Nakabayashi, Toshinori Numata, Ken Uchida</i>	
<b>Comprehensive Understanding of Surface Roughness and Coulomb Scattering Mobility in Biaxially-Strained Si MOSFETs</b> .....	567
<i>Yi Zhao, Mitsuru Takenaka, Shinichi Takagi</i>	
<b>Experimental and Theoretical Analysis of Factors Causing Asymmetrical Temperature Dependence of <math>V_t</math> in High-k Metal Gate CMOS with Capped High-k Techniques</b> .....	571
<i>Ryosuke Iijima, Mariko Takayanagi</i>	
<b>On The Difference of Temperature Dependence of Metal Gate and Poly Gate SOI MOSFET Threshold Voltages</b> .....	575
<i>Shu-Jen Han, Xinlin Wang, Paul Chang, Dechao Guo, Myung-Hee Na, Ken Rim</i>	

**SESSION 24: SPECIAL EVENING SESSION - HIGHLIGHTS OF ISSCC 2008**

No Papers Available from this Session

**SESSION 25: SPECIAL EVENING SESSION – THE FUTURE OF FABS**

No Papers Available from this Session

## **SESSION 26: PROCESS TECHNOLOGY – INTERCONNECT AND 3D-IC TECHNOLOGIES**

<b>Enabling Technologies for 3D Integration: From Packaging Miniaturization to Advanced Stacked Ics .....</b>	<b>585</b>
<i>N. Sillon, A. Astier, H. Boutry, L. Di Cioccio, D. Henry, P. Leduc</i>	
<b>A 300-mm Wafer-Level Three-Dimensional Integration Scheme Using Tungsten Through-Silicon Via and Hybrid Cu-Adhesive Bonding .....</b>	<b>589</b>
<i>F. Liu, R. R. Yu, A. M. Young, J. P. Doyle, X. Wang, L. Shi, K.-N. Chen, X. Li, D. A. Dipaola, D. Brown, C. T. Ryan, J. A. Hagan, K. H. Wong, M. Lu, X. Gu, N. R. Klymko, E. D. Perfecto, A. G. Merryman, K. A. Kelly, S. Purushothaman, S. J. Koester, R. Wisnieff, W. Haensch</i>	
<b>3D Stacked IC Demonstration using a Through Silicon Via First Approach .....</b>	<b>593</b>
<i>J. Van Olmen, A. Mercha, G. Katti, C. Huyghebaert, J. Van Aelst, E. Seppala, Zhao Chao, S. Armini, J. Vaes, R. Cotrin Teixeira, M. Van Cauwenberghe, P. Verdonck, K. Verhemeldonck, A. Jourdain, W. Ruythooren, M. de Potter de ten Broeck, A. Opdebeeck, T. Chiarella, B. Parvais, I. Debusschere, T. Y. Hoffmann, B. De Wachter, W. Dehaene, M. Stucchi, M. Rakowski, Ph. Soussan, R. Cartuyvels, E. Beyne, S. Biesemans, B. Swinnen</i>	
<b>High Electromigration-Resistant Copper/Carbon Nanotube Composite for Interconnect Application .....</b>	<b>597</b>
<i>Yang Chai, Philip C. H. Chan</i>	
<b>RF Performance Boosting for 40nm-node CMOS Device by Low-k/Cu Dual Damascene Contact .....</b>	<b>601</b>
<i>J. Kawahara, K. Hijioka, I. Kume, H. Nagase, A. Tanabe, M. Ueki, H. Yamamoto, F. Ito, N. Inoue, M. Tagami, N. Furutake, T. Onodera, S. Saito, T. Takeuchi, T. Fukai, M. Asada, K. Arita, K. Motoyama, A. Nakajima, E. Nakazawa, R. Kitao, K. Fujii, M. Sekine, M. Ikeda, Y. Hayashi</i>	
<b>Comprehensive Study of 32 nm Node Ultralow-k/Cu (<math>k_{\text{eff}}=2.6</math>) Dual Damascene Integration Featuring Short TAT Silylated Porous Silica (<math>k=2.1</math>) .....</b>	<b>605</b>
<i>N. Oda, S. Chikaki, T. Kubota, S. Nakao, K. Tomioka, E. Soda, N. Nakamura, J. Nogawa, Y. Kawashima, R. Hayashi, S. Saito</i>	
<b>High Performance Cu Interconnects with Damage-less Full Molecular-Pore-Stack (MPS) SiOCH for 32nm-node LSIs and Beyond .....</b>	<b>609</b>
<i>M. Ueki, M. Tagami, F. Ito, I. Kume, H. Yamamoto, J. Kawahara, N. Inoue, K. Hijioka, T. Takeuchi, S. Saito, T. Onodera, N. Furutake, N. Okada, Y. Hayashi</i>	

## **SESSION 27: CMOS DEVICES AND TECHNOLOGY – ADVANCED CMOS LOGIC AND SOC PLATFORMS**

<b>22 nm Technology Compatible Fully Functional 0.1 <math>\mu\text{m}^2</math> 6T-SRAM Cell .....</b>	<b>615</b>
<i>B. S. Haran, A. Kumara, L. Adam, J. Changa, V. Basker, S. Kanakasabapathy, D. Horak, S. Fan, J. Chen, J. Faltermeyer, S. Seo, M. Burkhardt, S. Burns, S. Halle, S. Holmes, R. Johnson, E. McLellan, T. M. Levin, Y. Zhu, J. Kuss, A. Ebert, J. Cummings, D. Canaperi, S. Paparao, J. Arnold, T. Sparks, C. S. Koay, T. Kanarsky, S. Schmitz, K. Petrillo, R. H. Kim, J. Demarest, L. F. Edge, H. Jagannathan, M. Smalley, N. Berliner, K. Cheng, D. LaTulipe, C. Koburger, S. Mehta, M. Raymond, M. Colburn, T. Spooner, V. Paruchuri, W. Haenscha, D. McHerron, B. Doris</i>	
<b>32nm Gate-First High-k/Metal-Gate Technology for High Performance Low Power Applications .....</b>	<b>619</b>
<i>C. H. Diaz, K. Goto, H. T. Huang, Yuri Yasuda, C. P. Tsao, T. T. Chu, W. T. Lu, Vincent Chang, Y. T. Hou, Y. S. Chao, P. F. Hsu, C. L. Chen, K. C. Lin, J. A. Ng, W. C. Yang, C. H. Chen, Y. H. Peng, C. J. Chen, C. C. Chen, M. H. Yu, L. Y. Yeh, K. S. You, K. S. Chen, K. B. Thei, C. H. Lee, S. H. Yang, J. Y. Cheng, K. T. Huang, J. J. Liaw, Y. Ku, S. M. Jang, H. Chuang, M. S. Liang</i>	

<b>32nm General Purpose Bulk CMOS Technology for High Performance Applications at Low Voltage</b> .....	623
<i>F. Arnaud, J. Liu, Y. M. Lee, K. Y. Lim, S. Kohler, J. Chen, B. K. Moon, C. W. Lai, M. Lipinski, L. Sang, F. Guarin, C. Hobbs, P. Ferreira, K. Ohuchi, J. Li, H. Zhuang, P. Mora, Q. Zhang, D. R. Nair, D. H. Lee, K. K. Chan, S. Satadru, S. Yang, J. Koshy, W. Hayter, M. Zaleski, D. V. Coolbaugh, H. W. Kim, Y. C. Ee, J. Sudijono, A. Thean, M. Sherony, S. Samavedam, M. Khare, C. Goldberg, A. Steegen</i>	
<b>A 45nm Low Power System-On-Chip Technology with Dual Gate (Logic and I/O) High-k/Metal Gate Strained Silicon Transistors</b> .....	627
<i>C.-H. Jan, P. Bai, S. Biswas, M. Buehler, Z.-P. Chen, G. Curello, S. Gannavaram, W. Hafez, J. He, J. Hicks, U. Jalan, N. Lazo, J. Lin, N. Lindert, C. Litteken, M. Jones, M. Kang, K. Komeyli, A. Mezhiba, S. Naskar, S. Olson, J. Park, R. Parker, L. Pei, I. Post, N. Pradhan, C. Prasad, M. Prince, J. Rizk, G. Sacks, H. Tashiro, D. Towner, C. Tsai, Y. Wang, L. Yang, J.-Y. Yeh, J. Yip, K. Mistry</i>	
<b>A Low Power 40nm CMOS Technology Featuring Extremely High Density of Logic (2100kGate/mm<sup>2</sup>) and SRAM (0.195μm<sup>2</sup>) for Wide Range of Mobile Applications with Wireless System</b> .....	631
<i>R. Watanabe, A. Oishi, T. Sanuki, H. Kimijima, K. Okamoto, S. Fujita, H. Fukui, K. Yoshida, H. Otani, E. Morifuji, K. Kojima, M. Inohara, H. Igrashi, K. Honda, H. Yoshimura, T. Nakayama, S. Miyake, T. Hirai, T. Iwamoto, Y. Nakahara, K. Kinoshita, T. Morimoto, S. Kobayashi, S. Kyoh, M. Ikeda, K. Imai, M. Iwai, N. Nakamura, F. Matsuoka</i>	
<b>Gate Length Scaling and High Drive Currents Enabled for High Performance SOI Technology using High-κ/Metal Gate</b> .....	635
<i>K. Henson, H. Bu, M. H. Na, Y. Liang, U. Kwon, S. Krishnan, J. Schaeffera, R. Jha, N. Moumen, R. Carterb, C. DeWan, R. Donaton, D. Guo, M. Hargroveb, W. He, R. Mo, R. Ramachandran, K. Ramanib, K. Schonenberg, Y. Tsangb, X. Wang, M. Gribelyuk, W. Yan, J. Shepard, E. Cartierc, M. Frankc, E. Harley, R. Arndt, R. Knarr, T. Bailey, B. Zhang, K. Wong, T. Graves-Abe, E. Luckowska, D.-G. Parkc, V. Narayananc, M. Chudzick, M. Khare</i>	
<b>Implementation and Optimization of Asymmetric Transistors in Advanced SOI CMOS Technologies for High Performance Microprocessors</b> .....	639
<i>J. Hoentschel, A. Wei, M. Wiatr, A. Gehring, T. Scheiper, R. Mulfinger, T. Feudel, T. Lingner, A. Pooch, S. Muehle, C. Krueger, T. Herrmann, W. Klix, R. Stenzel, R. Stephan, P. Huebler, T. Kammler, P. Shi, M. Raab, D. Greenlaw, M. Horstmann</i>	
<b>A Cost-Conscious 32nm CMOS Platform Technology with Advanced Single Exposure Lithography and Gate-First Metal Gate/High-K Process</b> .....	643
<i>S. Hasegawa, Y. Kitamura, K. Takahata, H. Okamoto, T. Hirai, K. Miyashita, T. Ishida, H. Aizawa, S. Aota, A. Azuma, T. Fukushima, H. Harakawa, E. Hasegawa, M. Inohara, S. Inumiya, T. Ishizuka, T. Iwamoto, N. Kariya, K. Kojima, T. Komukai, N. Matsunaga, S. Mimotogi, S. Muramatsu, K. Nagatomo, S. Nagahara, Y. Nakahara, K. Nakajima, K. Nakatsuka, M. Nishigoori, A. Nomachi, R. Ogawa, N. Okada, S. Okamoto, K. Okano, T. Oki, H. Onoda, T. Sasaki, M. Satake, T. Suzuki, Y. Suzuki, M. Tagami, K. Takeda, M. Tanaka, K. Taniguchi, M. Tominaga, G. Tsutsui, K. Utsumi, S. Watanabe, T. Watanabe, Y. Yoshimizu, T. Kitano, H. Naruse, Y. Goto, T. Nakayama, N. Nakamura, F. Matsuoka</i>	
<b>A 32nm Logic Technology Featuring 2<sup>nd</sup>-Generation High-k + Metal-Gate Transistors, Enhanced Channel Strain and 0.171μm<sup>2</sup> SRAM Cell Size in a 291Mb Array</b> .....	646
<i>S. Natarajan, M. Armstrong, M. Bost, R. Brain, M. Brazier, C.-H. Chang, V. Chikarmane, M. Childs, H. Deshpande, K. Dev, G. Ding, T. Ghani, O. Golonzka, W. Han, J. He, R. Heussner, R. James, I. Jin, C. Kenyon, S. Klopcc, S.-H. Lee, M. Liu, S. Lodha, B. McFadden, A. Murthy, L. Neiberg, J. Neiryneck, P. Packan, S. Pae, C. Parker, C. Pelto, L. Pipes, J. Sebastian, J. Seiple, B. Sell, S. Sivakumar, B. Song, K. Tone, T. Troeger, C. Weber, M. Yang, A. Yeoh, K. Zhang</i>	

## **SESSION 28: DISPLAYS, SENSORS, AND MEMS – MEMS ACTUATORS AND RESONATORS**

<b>Highly Reliable CMOS-Integrated 11MPixel SiGe-Based Micro-Mirror Arrays for High-End Industrial Applications</b> .....	651
<i>Luc Haspeslagh, Jeroen De Coster, Olalla Varela Pedreira, Ingrid De Wolf, Bert Du Bois, Agnes Verbist, Rita Van Hoof, Myriam Willegems, Sabrina Locorotondo, George Bryce, Jan Vaes, Bert van Driehuisen, Ann Witvrouw</i>	
<b>Development of Efficient Broadband Digital Acoustic Device Based on Nanocrystalline Silicon Ultrasound Emitter</b> .....	655
<i>N. Koshida, A. Asami, B. Gelloz</i>	
<b>Multi-Gate Vibrating-Body Field Effect Transistor (VB-FETs)</b> .....	659
<i>Daniel Grogg, Marco Mazza, Dimitrios Tsamados, Adrian Mihai Ionescu</i>	
<b>A Piezo-resistive Resonant MEMS Amplifier</b> .....	663
<i>J. T. M. van Beek, K. L. Phan, G. J. A. M. Verheijden, G. E. J. Koops, C. van der Avoort, J. van Wingerden, D. Ernur Badaroglu, J. J. M. Bontemps, R. Puers</i>	
<b>Exploring the Limits and Practicality of Q-based Temperature Compensation for Silicon Resonators</b> .....	667
<i>J. Salvia, M. Messana, M. Ohline, M. A. Hopcroft, R. Melamud, S. Chandorkar, H. K. Lee, G. Bahl, B. Murmann, T. W. Kenny</i>	
<b>A 145MHz Low Phase-Noise Capacitive Silicon Micromechanical Oscillator</b> .....	671
<i>Hossein Miri Lavasani, Ashwin K. Samaroo, Giorgio Casinovi, Farrokh Ayazi</i>	
<b>High Piezoelectric Properties in LiNbO<sub>3</sub> Transferred Layer by the Smart Cut™ Technology for Ultra Wide Band BAW Filter Applications</b> .....	675
<i>J.-S. Moulet, M. Pijolat, J. Dechamp, F. Mazen, A. Tauzin, F. Rieutord, A. Reinhardt, E. Defajé, C. Deguet, B. Ghyselen, L. Clavelier, M. Aid, S. Ballandras, C. Mazuré</i>	

## **SESSION 29: MODELING AND SIMULATION VARIABILITY MODELING AND TECHNOLOGY OPTIMIZATION**

<b>Rapid Design Flows for Advanced Technology Pathfinding</b> .....	681
<i>P. Christie, A. Nackaerts, A. Kumar, A. S. Terechko, G. Doornbos</i>	
<b>A Novel, Rigorous Approach to the Dynamic, Large-signal Stability Analysis of Semiconductor Devices and Circuits Under Electro-thermal Interaction</b> .....	685
<i>F. Cappelluti, F. L. Traversa, F. Bonani, G. Ghione</i>	
<b>Can the Subthreshold Swing in a Classical FET Be Lowered Below 60 mV/decade?</b> .....	689
<i>Sayeef Salahuddin, Supriyo Datta</i>	
<b>Sub-20 nm Gate Length FinFET Design: Can High-κ Spacers Make a Difference?</b> .....	693
<i>Angada B. Sachid, Roswald Francis, Maryam Shojaei Baghini, Dinesh K. Sharma, Karl-Heinz Bach, Reinhard Mahnkopf, V. Ramgopal Rao</i>	
<b>Variability Modeling and Impact on Design</b> .....	697
<i>Hidetoshi Onodera</i>	
<b>Modeling and Analysis of Grain-Oriented Effects in Emerging Metal-Gate Devices and Implications for SRAM Reliability</b> .....	701
<i>Hamed Dadgour, Kazuhiko Endo, Vivek De, Kaustav Banerjee</i>	
<b>Characterization of Metal-Gate FinFET Variability Based on Measurements and Compact Model Analyses</b> .....	705
<i>S. O'uchi, T. Matsukawa, T. Nakagawa, K. Endo, Y.X. Liu, T. Sekigawa, J. Tsukada, Y. Ishikawa, H. Yamauchi, K. Ishii, E. Suzuki, H. Koike, K. Sakamoto, M. Masahara</i>	

<b>Transport-based Dopant Metrology in Advanced FinFETs</b> .....	709
<i>Gabriel P. Lansbergen, Rajib Rahman, Cameron J. Wellard, Jaap Caro, Nadine Collaert, Serge Biesemans, Gerhard Klimeck, Lloyd C. L. Hollenberg, Sven Rogge</i>	

## **SESSION 30: QUANTUM, POWER, AND COMPOUND SEMICONDUCTORS DEVICES – HETEROSTRUCTURE HIGH-SPEED DEVICES**

<b>30 nm E-mode InAs PHEMTs for THz and Future Logic Applications</b> .....	715
<i>Dae-Hyun Kim, Jesús A. del Alamo</i>	

<b>AllInAs/GaInAs mHEMTs on Silicon Substrates Grown By MOCVD</b> .....	719
<i>Kei May Lau, Chak Wah Tang, Haiou Li, Zhenyu Zhong</i>	

<b>High-Performance 40nm Gate Length InSb P-Channel Compressively Strained Quantum Well Field Effect Transistors for Low-Power (<math>V_{CC}=0.5V</math>) Logic Applications</b> .....	723
<i>M. Radosavljevic, T. Ashley, A. Andreev, S. D. Coomber, G. Dewey, M. T. Emeny, M. Fearn, D. G. Hayes, K. P. Hilton, M. K. Hudait, R. Jefferies, T. Martin, R. Pillarisetty, W. Rachmady, T. Rakshit, S. J. Smith, M. J. Uren, D. J. Wallis, P. J. Wilding, Robert Chau</i>	

<b>SiGe HBT Module with 2.5 ps Gate Delay</b> .....	727
<i>A. Fox, B. Heinemann, R. Barth, D. Bolze, J. Drews, U. Haak, D. Knoll, B. Kuck, R. Kurps, S. Marschmeyer, H. H. Richter, H. Rücker, P. Schley, D. Schmidt, B. Tillack, G. Weidner, C. Wipf, D. Wolansky, Y. Yamamoto</i>	

<b>Fabrication and Characterisation of Strained Si Heterojunction Bipolar Transistors on Virtual Substrates</b> .....	731
<i>S. Persson, M. Fjer, E. Escobedo-Cousin, G. Malm, Y.-B. Wang, P.-E. Hellström, M. Östling, E. H. C. Parker, L. J. Nash, P. Majhi, S. H. Olsen, A. G. O'Neill</i>	

<b>Record PVCr GaAs-based Tunnel Diodes Fabricated on Si Substrates using Aspect Ratio Trapping</b> .....	735
<i>S. L. Rommel, D. Pawlik, P. Thomas, M. Barth, K. Johnson, S. K. Kurinec, A. Seabaugh, Z. Cheng, J. Z. Li, J. S. Park, J. M. Hydrick, J. Bai, M. Carroll, J. G. Fiorenza, A. Lochtefeld</i>	

<b>Heterogeneous Wafer-Scale Integration of 250nm, 300GHz InP DHBTs with a 130nm RF-CMOS Technology</b> .....	739
<i>J. C. Li, Y. Royter, P. R. Patterson, T. Hussain, J. R. Duvall, M. C. Montes, D. Le, D. A. Hitko, M. Sokolich, D. H. Chow, K. R. Elliott</i>	

## **SESSION 31: SOLID-STATE AND NANOELECTRONIC DEVICES – SILICON NANOWIRE TRANSISTORS**

<b>Novel Si-based Nanowire Devices: Will They Serve Ultimate MOSFETs Scaling Or Ultimate Hybrid Integration?</b> .....	745
<i>T. Ernst, L. Duraffourg, C. Dupré, E. Bernard, P. Andreucci, S. Bécu, E. Ollier, A. Hubert, C. Halté, J. Buckley, O. Thomas, G. Delapierre, S. Deleonibus, B. de Salvo, P. Robert, O. Faynot</i>	

<b>15nm-diameter 3D Stacked Nanowires with Independent Gates Operation: <math>\Phi</math>FET</b> .....	749
<i>C. Dupré, A. Hubert, S. Bécu, M. Jublot, V. Maffini-Alvaro, C. Vizioz, F. Aussenac, C. Arvet, S. Barnola, J.-M. Hartmann, G. Garnier, F. Allain, J.-P. Colonna, M. Rivoire, L. Baud, S. Pauliac, V. Loup, T. Chevolleau, P. Rivallin, B. Guillaumot, G. Ghibaudo, O. Faynot, T. Ernst, S. Deleonibus</i>	

<b>Experimental Study on Quasi-Ballistic Transport in Silicon Nanowire Transistors and the Impact of Self-Heating Effects</b> .....	753
<i>Runsheng Wang, Jing Zhuge, Changze Liu, Ru Huang, D.-W. Kim, Donggun Park, Yangyuan Wang</i>	

<b>Electron Mobility in Multiple Silicon Nanowires GAA nMOSFETs on (110) and (100) SOI at Room and Low Temperature</b> .....	757
<i>Jiezhhi Chen, Takuya Saraya, Toshiro Hiramoto</i>	



<b>Uniaxial Strain Effects on Silicon Nanowire pMOSFET and Single-Hole Transistor at Room Temperature</b> .....	761
<i>YeonJoo Jeong, Jiezh Chen, Takuya Saraya, Toshiro Hiramoto</i>	

<b>Random Telegraph Noise in N-type and P-type Silicon Nanowire Transistors</b> .....	765
<i>Seungwon Yang, Kyoung Hwan Yeo, Dong-Won Kim, Kang-ill Seo, Donggun Park, Gyoyoung Jin, KyungSeok Oh, Hyungcheol Shin</i>	

<b>Sub-Femto-Farad Capacitance-Voltage Characteristics of Single Channel Gate-All-Around Nano Wire Transistors for Electrical Characterization of Carrier Transport</b> .....	769
<i>H. Zhao, S. C. Rustagi, N. Singh, F.-J. Ma, G. S. Samudra, K. D. Budhaaraju, S. K. Manhas, C. H. Tung, G. Q. Lo, G. Baccarani, D. L. Kwong</i>	

## **SESSION 32: CHARACTERIZATION, RELIABILITY, AND YIELD – DEFECT CHARACTERIZATION AND DIELECTRIC BREAKDOWN**

<b>Trap Spectroscopy by Charge Injection and Sensing (TSCIS): A Quantitative Electrical Technique for Studying Defects in Dielectric Stacks</b> .....	775
<i>R. Degraeve, M. Cho, B. Govoreanu, B. Kaczer, M. B. Zahid, J. Van Houdt, M. Jurczak, G. Groeseneken</i>	

<b>The Chemistry of Gate Dielectric Breakdown</b> .....	779
<i>X. Li, C. H. Tung, K. L. Pey, V. L. Lo</i>	

<b>TDDDB in the Presence of Interface States: Implications for the PMOS Reliability Margin</b> .....	783
<i>T. Nigam, P. Peumans</i>	

<b>The Observation of Trapping and Detrapping Effects in High-k Gate Dielectric MOSFETs by a New Gate Current Random Telegraph Noise (<math>I_G</math>-RTN) Approach</b> .....	787
<i>C. M. Chang, Steve S. Chung, Y. S. Hsieh, L. W. Cheng, C. T. Tsai, G. H. Ma, S. C. Chien, S. W. Sun</i>	

<b>Breakdown in the Metal/high-k Gate Stack: Identifying the “Weak Link” in the Multilayer Dielectric</b> .....	791
<i>G. Bersuker, D. Heh, C. Young, H. Park, P. Khanal, L. Larcher, A. Padovani, P. Lenahan, J. Ryan, B. H. Lee, H. Tseng, R. Jammy</i>	

## **SESSION 33: MEMORY TECHNOLOGY – DRAM AND NOR**

<b>55 nm Capacitor-less 1T1R1C DRAM Cell Transistor with Non-Overlap Structure</b> .....	797
<i>Ki-Whan Song, Hoon Jeong, Jae-Wook Lee, Sung In Hong, Nam-Kyun Tak, Young-Tae Kim, Yong Lack Choi, Han Sung Joo, Sung Hwan Kim, Ho Ju Song, Yong Chul Oh, Woo-Seop Kim, Yeong-Taek Lee, Kyungseok Oh, Changhyun Kim</i>	

<b>Autonomous Refresh of Floating Body Cell (FBC)</b> .....	801
<i>Takashi Ohsawa, Ryo Fukuda, Tomoki Higashi, Katsuyuki Fujita, Fumiyoshi Matsuoka, Tomoaki Shino, Hironobu Furuhashi, Yoshihiro Minami, Hiroomi Nakajima, Takeshi Hamamoto, Yohji Watanabe, Akihiro Nitayama, Tohru Furuyama</i>	

<b>A <math>6F^2</math> Buried Wordline DRAM Cell for 40nm and Beyond</b> .....	805
<i>T. Schloesser, F. Jakubowski, J. v. Kluge, A. Graham, S. Slesazek, M. Popp, P. Baars, K. Muemmler, P. Moll, K. Wilson, A. Buerke, D. Koehler, J. Radecker, E. Erben, U. Zimmermann, T. Vorrath, B. Fischer, G. Aichmayr, R. Agaiby, W. Pamler, T. Schuster, W. Bergner, W. Mueller</i>	

<b>Stackable Memory of 3D Chip Integration for Mobile Applications</b> .....	809
<i>S. Q. Gu, P. Marchal, M. Facchini, F. Wang, M. Suh, D. Lisk, M. Nowak</i>	

<b>A Highly Punchthrough-immune Operation Method for an Ultra-short-channel Hot-carrier-injection Type Non-volatile Memory Cell</b> .....	813
<i>Wen-Jer Tsai, T. F. Ou, J. S. Huang, C. H. Cheng, Chun-Yuan Lu, T. Wang, K. F. Chen, T. T. Han, T. C. Lu, K. C. Chen, Chih-Yuan Lu</i>	

<b>Performance and Reliability of a 4Mb Si Nanocrystal NOR Flash Memory with Optimized 1T Memory Cells</b> .....	817
<i>C. Gerardi, G. Molas, G. Albini, E. Tripiciano, M. Gely, A. Emmi, O. Fiore, E. Nowak, D. Mello, M. Vecchio, L. Masarotto, R. Portoghese, B. De Salvo, S. Deleonibus, A. Maurelli</i>	

**SESSION 34: MEMORY TECHNOLOGY – NANOSCALE POLY-FG AND CHARGE TRAP FLASH NON-VOLATILE MEMORIES**

<b>Floating Gate Super Multi Level NAND Flash Memory Technology for 30nm and Beyond</b> .....	823
<i>T. Kamigaichi, F. Arai, H. Nitsuta, M. Endo, K. Nishihara, T. Murata, H. Takekida, T. Izumi, K. Uchida, T. Maruyama, I. Kawabata, Y. Suyama, A. Sato, K. Ueno, H. Takeshita, Y. Joko, S. Watanabe, Y. Liu, H. Meguro, A. Kajita, Y. Ozawa, T. Watanabe, S. Sato, H. Tomiie, Y. Kanamaru, R. Shoji, C. H. Lai, M. Nakamichi, K. Oowada, T. Ishigaki, G. Hemink, D. Dutta, Y. Dong, C. Chen, G. Liang, M. Higashitani, J. Lutze</i>	
<b>Novel Model for Cell - System Interaction (MCSI) in NAND Flash</b> .....	827
<i>C. Friederich, J. Hayek, A. Kux, T. Müller, N. Chan, G. Köbernik, M. Specht, D. Richter, D. Schmitt-Landsiedel</i>	
<b>Scaling Trends for Random Telegraph Noise in Deca-nanometer Flash Memories</b> .....	831
<i>A. Ghetti, C. Monzio Compagnoni, F. Biancardi, A. L. Lacaita, S. Beltrami, L. Chiavarone, A. S. Spinelli, A. Visconti</i>	
<b>10 nm Bulk-Planar SONOS-type Memory with Double Tunnel Junction and Sub-10 nm Scaling Utilizing Source to Drain Direct Tunnel Sub-threshold</b> .....	835
<i>Ryuji Ohba, Yuichiro Mitani, Naoharu Sugiyama, Shinobu Fujita</i>	
<b>Good 150°C Retention and Fast Erase Characteristics in Charge-Trap-Engineered Memory having a Scaled Si<sub>3</sub>N<sub>4</sub> Layer</b> .....	839
<i>S. H. Lin, Albert Chin, F. S. Yeh, S. P. McAlister</i>	
<b>Sub-50nm DG-TFT-SONOS – The Ideal Flash Memory for Monolithic 3-D Integration</b> .....	843
<i>Andrew J. Walker</i>	
<b>Disturbless Flash Memory due to High Boost Efficiency on BiCS Structure and Optimal Memory Film Stack for Ultra High Density Storage Device</b> .....	847
<i>Yosuke Komori, Masaru Kido, Masaru Kito, Ryota Katsumata, Yoshiaki Fukuzumi, Hiroyasu Tanaka, Yuzo Nagata, Megumi Ishiduki, Hideaki Aochi, Akihiro Nitayama</i>	

**SESSION 35: CMOS DEVICES AND TECHNOLOGY – ALTERNATIVE MOSFET DEVICE ARCHITECTURES AND MATERIALS**

<b>Enhancing SRAM Cell Performance by Using Independent Double-Gate FinFET</b> .....	853
<i>Kazuhiko Endo, Shin-ichi O’uchi, Yuki Ishikawa, Yongxun Liu, Takashi Matsukawa, Kunihiro Sakamoto, Junichi Tsukada, Kenichi Ishii, Hiromi Yamauchi, Eiichi Suzuki, Meishoku Masahara</i>	
<b>Full-Field EUV and Immersion Lithography Integration in 0.186µm<sup>2</sup> FinFET 6T-SRAM cell</b> .....	857
<i>A. Veloso, S. Demuynck, M. Ercken, A. M. Goethals, M. Demand, J.-F. de Marneffe, E. Altamirano, A. De Keersgieter, C. Delvaux, J. De Backer, S. Brus, J. Hermans, B. Baudemprez, F. Van Roey, G. F. Lorusso, C. Baerts, D. Goossens, C. Vrancken, S. Mertens, J. J. Versluijs, V. Truffert, C. Huffman, D. Laidler, N. Heylen, P. Ong, B. Parvais, M. Rakowski, S. Verhaegen, A. Hikavy, H. Meiling, B. Hultermans, L. Romijn, C. Pigneret, S. Lok, A. Van Dijk, K. Shah, A. Noori, J. Gelatos, R. Arghavani, R. Schreutelkamp, P. Boelen, O. Richard, H. Bender, L. Witters, N. Collaert, R. Rooyackers, P. Absil, A. Lauwers, M. Jurczak, T. Hoffmann, S. Vanhaelemeersch, R. Cartuyvels, K. Ronse, S. Biesemans</i>	
<b>Electron Transport in Gate-All-Around Uniaxial Tensile Strained-Si Nanowire n-MOSFETs</b> .....	861
<i>Pouya Hashemi, Leonardo Gomez, Michael Canonico, Judy L. Hoyt</i>	

<b>Nanowire FETs for Low Power CMOS Applications Featuring Novel Gate-All-Around Single Metal FUSI Gates with Dual <math>\Phi_m</math> and <math>V_T</math> Tune-ability</b> .....	865
<i>Y. Jiang, T. Y. Liow, N. Singh, L. H. Tan, G. Q. Lo, D. S. H. Chan, D. L. Kwong</i>	

<b>Record ION/IOFF Performance for 65nm Ge pMOSFET and Novel Si Passivation Scheme for Improved EOT Scalability</b> .....	869
<i>J. Mitard, B. De Jaeger, F. E. Leys, G. Hellings, K. Martens, G. Eneman, D. P. Brunco, R. Loo, J. C. Lin, D. Shamiryman, T. Vandeweyer, G. Winderickx, E. Vrancken, C. H. Yu, K. De Meyer, M. Caymax, L. Pantisano, M. Meuris, M. M. Heyns</i>	

<b>Interface-controlled Self-Align Source/Drain Ge pMOSFETs Using Thermally-Oxidized GeO<sub>2</sub> Interfacial Layers</b> .....	873
<i>Yosuke Nakakita, Ryosho Nakane, Takashi Sasada, Hiroshi Matsubara, Mitsuru Takenaka, Shinichi Takagi</i>	

<b>Double-Gate Strained-Ge Heterostructure Tunneling FET (TFET) With Record High Drive Currents and &lt;60mV/dec Subthreshold Slope</b> .....	877
<i>Tejas Krishnamohan, Donghyun Kim, Shyam Raghunathan, Krishna Saraswat</i>	

**SESSION 36: MODELING AND SIMULATION**  
**ENHANCED MOBILITY AND III-V DEVICES**

<b>Physics-Based Compact Model of III-V Heterostructure FETs for Digital Logic Applications</b> .....	883
<i>Saeroonter Oh and H.-S. Philip Wong</i>	

<b>Full-Band and Atomistic Simulation of Realistic 40 nm InAs HEMT</b> .....	887
<i>Mathieu Luisier, Neophytos Neophytou, Neerav Kharche, Gerhard Klimeck</i>	

<b>NEGF Analysis of InGaAs Schottky Barrier Double Gate MOSFETs</b> .....	891
<i>Himadri S. Pal, Tony Low and Mark S. Lundstrom</i>	

<b>Deterministic Multisubband Device Simulations for Strained Double Gate PMOSFETs Including Magnetotransport</b> .....	895
<i>A. T. Pham, C. Jungemann, B. Meinerzhagen</i>	

<b>Comparison of (001), (110) and (111) Uniaxial- and Biaxial- Strained-Ge and Strained-Si PMOS DGFETs for All Channel orientations: Mobility Enhancement, Drive Current, Delay and Off-State Leakage</b> .....	899
<i>Tejas Krishnamohan, Donghyun Kim, Thanh Viet Dinh, Anh-tuan Pham, Bernd Meinerzhagen, Christoph Jungemann, Krishna Saraswat</i>	

<b>On Strain and Scattering in Deeply-scaled N-channel MOSFETs: A Quantum-corrected Semiclassical Monte Carlo Analysis</b> .....	903
<i>Ningyu Shi, Leonard F. Register, Sanjay K. Banerjee</i>	

**SESSION 37: PROCESS TECHNOLOGY –**  
**ADVANCED SOURCE-DRAIN ENGINEERING AND MEMORY PROCESSING**

<b>Aggressive Design of Millisecond Annealing Junctions for Near-Scaling-Limit Bulk CMOS using Raised Source/Drain Extensions</b> .....	909
<i>Koichi Yako, Kazuya Uejima, Toyoji Yamamoto, Akira Mineji*, Toshiharu Nagumo, Takeo Ikezawa, Norihiko Matsuzaka, Seiichi Shishiguchi, Takashi Hase, Masami Hane</i>	

<b>Effective Reduction of Threshold Voltage Variability and Standby Leakage Using Advanced Co-implantation and Laser Anneal for Low Power Applications</b> .....	913
<i>Ho Lee, Hwa Sung Rhee, Ji Hye Yi, Myung Sun Kim, Hoi Sung Chung, Min Sun Kim, Sun Me Lim, Yong Shik Kim, Moon Han Park, Nae-In Lee, Jong Shik Yoon</i>	

<b>Conformal Doping for FinFETs and Precise Controllable Shallow Doping for Planar FET Manufacturing by a Novel B<sub>2</sub>H<sub>6</sub>/Helium Self-Regulatory Plasma Doping Process</b> .....	917
<i>Y. Sasaki, K. Okashita, K. Nakamoto, T. Kitaoka, B. Mizuno, M. Ogura</i>	
<b>Contact Resistance Reduction of Pt-incorporated NiSi for Continuous CMOS Scaling ~ Atomic Level Analysis of Pt/B/As Distribution Within Silicide Films ~</b> .....	921
<i>Takeshi Sonehara, Akira Hokazono, Haruko Akutsu, Tomokazu Sasaki, Hiroshi Uchida, Mitsuhiro Tomita, Hideji Tsujii, Shigeru Kawanaka, Satoshi Inaba, Yoshiaki Toyoshima</i>	
<b>0.5 nm EOT Low Leakage ALD SrTiO<sub>3</sub> on TiN MIM Capacitors for DRAM Applications</b> .....	925
<i>N. Menou, X. P. Wang, B. Kaczer, W. Polspoel, M. Popovici, K. Opsomer, M. A. Pawlak, W. Knaepen, C. Detavernier, T. Blomberg, D. Pierreux, J. Swerts, J. W. Maes, P. Favia, H. Bender, B. Brijs, W. Vandervorst, S. Van Elshocht, D. J. Wouters, S. Biesemans, J. A. Kittl</i>	

**Author Index**