



# Proceedings

## 2008 Third International Design & Test Workshop (IDT 2008) Monastir, Tunisia – December 20-22, 2008

**Technically co-sponsored by**

IEEE Circuits and Systems Society & IEEE Tunisia Section

**Organized by**

Computer and Embedded Systems Laboratory

&

Electronics and Communications Research Group

**Supported by**

The Ministry of Higher Education, Scientific Research and Technology

University of Sfax

National School of Engineers of Sfax

**Sponsored by**

ST Microelectronics, Telnet & Mentor Graphics



## TABLE OF CONTENTS

### **KEYNOTE ADDRESS**

<b>Keynote Address 1: "Built-in-Self-Test and Digital Self Calibration of RFICs"</b> .....	1
<i>M. Ismail Elnaggar</i>	
<b>Keynote Address 2: "Advances in Boolean Satisfiability and its Application in EDA"</b> .....	2
<i>F. Aloul</i>	
<b>Keynote Address 3: "From Marte to SystemC/VHDL"</b> .....	3
<i>J. Dekeyser</i>	

### **REGULAR PAPERS**

#### **A1: NETWORKS-ON-CHIP**

##### **CHAIRS: RACHED TOURKI, FSM- TUNISIA OMAR HAMMAMI, ENSTA, FRANCE**

<b>Norma: A Hierarchical Interconnection Architecture for Network on Chip</b> .....	4
<i>A. Reza, M. Reshadi, A. Khademzadeh, M. Bahmani</i>	
<b>Multistage Interconnection Network for MPSoC: Performances Study and Prototyping on FPGA</b> .....	10
<i>B. Neji, Y. Aydi, R. Ben-atitallah, S. Maftaly, M. Abid, J.L. Dykeyser</i>	
<b>Design and Implementation of MIC@R Router for On-Chip Networks</b> .....	16
<i>R. Ben-Tekaya, A. Baganne, K. Torki, R. Tourki</i>	
<b>QSYN: Queueing Networks Synthesis for System on Chip</b> .....	21
<i>O. Hammami</i>	
<b>A Combined Packet and Circuit Switching Routing Algorithm for Networks-on-Chips</b> .....	27
<i>M.M. Sabry, H.S. Bedor, M.W. El-Kharashi, A. Salem</i>	
<b>Networks-on-Chip Topology Generation Techniques: Area and Delay Evaluation</b> .....	32
<i>A.A. Morgan, H. Elmiligi, M.W. El-Kharashi, F. Gebali</i>	

#### **B1: TEST ISSUES**

##### **CHAIRS: BERNARD COUROIS, CMP- FRANCE HASSEN MNIF, ISECES- TUNISIA**

<b>Increasing Testability in QCA Circuits Using a New Test Method</b> .....	38
<i>A. Adineh-Vand, G. Latif-Shabgahi, M.R. Azghadi</i>	
<b>QoS Testing of Service-Based Applications</b> .....	43
<i>M. Driss, Y. Jamoussi, H.H.B. Ghezala</i>	
<b>Universal Test Set for Bridging Fault Detection in Reversible Circuit</b> .....	49
<i>P. Sarkar</i>	

<b>Soundness Test Cases Generation for Duration Systems .....</b>	55
<i>L. Majdoub, R. Robbana</i>	

## **A2: APPLICATIONS DESIGN I**

### **CHAIRS: OLIVIER DEFORGES, INSA RENNES- FRANCE ADEL GHAZEL, SUPCOM- TUNISIA**

<b>Study of Different Pulse Waveforms and Analytical Probability of Error in TH-PAM Ultra Wideband Systems .....</b>	61
<i>M. Hizem</i>	
<b>A SDR Interconnection Architecture Proposal for SATCOM Applications .....</b>	66
<i>M. Huang, J. Laurent, A. Thomas, C. Valderrama</i>	
<b>SRAM-FPGA Implementation of Masked S-Box Based DPA Countermeasure for AES .....</b>	71
<i>N. Kamoun, L. Bossuet, A. Ghazel</i>	
<b>New Tunable Coplanar Microwave Phase Shifter With Nematic Crystal Liquid.....</b>	75
<i>F. Sahbani, N. Tentillier, A. Gharsallah, A. Gharb, C. Legrand</i>	
<b>System Level Design of Radio Frequency Receiver for IEEE 802.16 Standard .....</b>	79
<i>D. Ayadi, S. Rodriguez, M. Loulou, M. Ismail</i>	
<b>A Multi Objective Genetic Algorithm based Optimization of Wavelet Transform Implementation .....</b>	84
<i>S.F. Ghribi, D.S. Masmoudi, N. Derbel</i>	

## **B2: EMERGING TECHNOLOGIES & MIXED DESIGN**

### **CHAIRS: MOHAMMED ISMAIL EL-NAGGAR, THE ANALOG VLC LAB- USA KAMEL BESBES, FSM- TUNISIA**

<b>An Analytical Threshold Voltage Model for Nanoscale GAA MOSFETs Including Effects of Hot-carrier Induced Interface Charges .....</b>	89
<i>Z. Ghoggali, F. Dieffal, M.A. Abdi, D. Arar, N. Lakhdar, T. Bendib</i>	
<b>Why is CMOS Scaling Coming to an END? .....</b>	94
<i>N.Z. Haron, S. Hamdioui</i>	
<b>Design of Buck Converter Circuits Operating in Weak-inversion Region .....</b>	100
<i>Y. Ahn, K. Kim, H. Nam, Y. Choi, H. Roh, J. Roh</i>	
<b>Wide Tuning Band Quadrature VCO .....</b>	105
<i>D. Mollouli, H. Mnif, M. Loulou</i>	
<b>Future Trends OF SAW Filters .....</b>	110
<i>T. Hdiji, H. Mnif, M. Loulou</i>	
<b>A Voltage Driver Using the Rail to Rail Operation in CMOS 0, 25 um Technology .....</b>	114
<i>F. Meddour, Z. Dibi, S. Kouda, O. Manck, M.A. Abdi</i>	

### **A3: ARCHITECTURAL AND LOGIC SYNTHESIS**

#### **CHAIRS: ASHRAF SALEM, AIN SHAMS UNIVERSITY- EGYPT ABDELLATIF MTIBAA, ENIM- TUNISIA**

<b>Power-Delay Efficient Technology Mapping of BDD-based Circuits Using DCVSPG Cells .....</b>	118
<i>G. Paul, R. Reddy, J. Ghosh, A. Pal, C.R. Mandal, B.B. Bhattacharya</i>	
<b>A Delay Efficient Robust Self-Timed Full Adder .....</b>	124
<i>P. Balasubramanian, D.A. Edwards</i>	
<b>Hardware Implementation of the Smith-Waterman Algorithm Using Recursive Variable Expansion.....</b>	130
<i>L. Hasan, Z. Al-Ars, Z. Nawaz, K. Bertels</i>	

### **B3: DESIGN OF LOW POWER & FAULT MODELLING**

#### **CHAIRS: ANDRE IVANOV, UBC- CANADA MOURAD FAKHFAKH, ISECS- TUNISIA**

<b>Low Power Design of On-line Testers for Digital Circuits Using State Encoding.....</b>	136
<i>G. Paul, S. Biswas, A. Pal, C.R. Mandal</i>	
<b>A Novel Fault Tolerant Design and an Algorithm for Tolerating Faults in Digital Circuits.....</b>	142
<i>R.V. Kshirsagar, R.M. Patrikar</i>	
<b>Pseudo-Linear Automatic Gain Control System Based on Nanoscale Field Effect Diode and SOI-MOSFET.....</b>	148
<i>F. Jazayeri, S. Soleimani-Amiri, B. Ebrahimi, B. Forouzandeh, H. Ahmadi, F. Raissi</i>	
<b>An Ultra High Speed Low-Power CMOS Integrated Current Comparator.....</b>	153
<i>S. Ziabakhsh, H.A. Rad, A. Saberkari, S.B. Shokouhi</i>	

### **A4: APPLICATIONS DESIGN II**

#### **CHAIRS: BERTRAND GRANADO, ENSEA- FRANCE CHOKRI SOUANI, LMI-FSM- TUNISIA**

<b>DSP Implementation and Performances Evaluation of 1D and 2D DWT Using the Lifting Scheme.....</b>	159
<i>I.B.H. Gazzah, C. Souani, K. Besbes</i>	
<b>An Efficient Hardware Architecture Design for H.264/AVC INTRA 4X4 Algorithm .....</b>	166
<i>H. Loukil, B. Kaanich, N. Masmoudi, A.B. Atitallah, P. Kadionikp</i>	
<b>Efficient FPGA Prototyping of Fixed Sphere Decoder for MIMO Systems .....</b>	170
<i>M.S. Kharry, M.M. Abdallah, S.E.D. Habib</i>	
<b>Low-Power Flexible GF(p) Elliptic-Curve Cryptography Processor .....</b>	175
<i>H.R. Ahmadi, A. Afzali-Kusha</i>	
<b>LAR Method: From Algorithm to Synthesis for an Embedded Low Complexity Image Coder .....</b>	180
<i>O. Deforges, M. Babel</i>	

<b>External DDR2-Constrained NOC-Based 24-Processors MPSOC Design and Implementation on Single FPGA .....</b>	186
<i>Z. Wang, O. Hammami</i>	

## **B4: SYSTEM-ON-CHIP**

### **CHAIRS: JEAN-LUC DEKEYSER, LIFL- FRANCE**

### **ABDULFATTAH MOHAMMAD OBEID- KACST, KSA**

<b>Corona: Ring-Based Interconnected Topology For On-Chip Network .....</b>	191
<i>M. Bahmani, M. Reshadi, A. Khadamzadeh, A. Reza</i>	
<b>Multi-FPGA Emulation of a 48-Cores Multiprocessor with NOC.....</b>	197
<i>X. Li, O. Hammami</i>	
<b>Impact of Interconnection Networks in a Massively Parallel FPGA Architecture on a Parallel Reduction Algorithm .....</b>	201
<i>M. Baklouti, P. Marquet, M. Abid, J.L. Dekeyser</i>	
<b>An Extensible Framework for Fast Prototyping of Multiprocessor Dataflow Applications .....</b>	207
<i>J. Piat, M. Raulet, M. Pelcat, P. Mu, O. Deforges</i>	
<b>Challenges and Solutions in Configuring, Rapid Developing and Deploying of a QoS-enabled Component Middleware .....</b>	213
<i>M. Mazouzi, S. Hasnaoui, M. Abid</i>	
<b>Efficient Tests and DFT for RAM Address Decoder Delay Faults .....</b>	217
<i>S. Hamdioui, Z. Al-Ars</i>	
<b>Evaluation of SRAM Faulty Behavior Under Bit Line Coupling .....</b>	223
<i>Z. Al-Ars, S. Hamdioui</i>	

## **A5: SYSTEM DESIGN METHOD & DESIGN VERIFICATION**

### **CHAIRS: FADI ALOUL- AMERICAN UNIVERSITY OF SHARJAH, UAE**

### **DAVID DELFIEU, IRCCYN-FRANCE**

<b>Generation of Test Programs for the Assertion-Based Verification of TLM Models .....</b>	228
<i>L. Ferro, L. Pierre, Y. Ledru, L. Du Bousquet</i>	
<b>A Novel Approach for the Identification of Totally Symmetric Boolean Functions in the Application of Efficient System Design .....</b>	234
<i>G. Paul, A. Tiwari, A. Pal, C.R. Mandal</i>	
<b>Assertion-Based Verification and On-line Testing in Horus .....</b>	240
<i>Y. Oddos, K. Morin-Allory, D. Borrione</i>	
<b>Mapping Timed Automata to B .....</b>	246
<i>A. Ayoub, A. Wahba, M. Sheirah</i>	
<b>Temporal Reduction in Time Petri Net.....</b>	251
<i>M. Sogbohossou, D. Delfieu</i>	

## **B5: RECONFIGURABLE COMPUTING & EMBEDDED SYSTEMS**

**CHAIRS: IBRAHIM HAJJ, AMERICAN UNIVERSITY OF BEIRUT, LEBANON**  
**AHMED AMMARI, INSAT, TUNISIA**

<b>Disydent Evaluation for the Design of Multimedia Systems .....</b>	257
<i>A.C. Ammari, H. Harbegue, A. Jemai, H. Krichene Zrida</i>	
<b>An Embedded System for Real-Time Traffic Sign Recognizing .....</b>	263
<i>M.A. Souki, L. Boussaid, M. Abid</i>	
<b>A Novel Scheduling Algorithm for Dynamically Reconfigurable Computing Systems .....</b>	267
<i>B. Ouni, A. Ramzi, A. Mtibaa, M. Abid</i>	
<b>OLLAFF : a Dual Plane Reconfigurable Architecture for OS Support .....</b>	271
<i>S. Garcia, B. Granado</i>	
<b>Left to Right Serial Multiplier for Large Numbers on FPGA.....</b>	277
<i>H. Bessalah, K. Messaoudi, M. Issad, N. Anane, M. Anane</i>	

## **A6: SPECIAL SESSION: OPTIMIZATION OF MODELS, ARCHITECTURES AND VERIFICATIONS FOR MECHATRONIC AND EMBEDDED SYSTEMS**

**CHAIRS: ANIS KOUBAA, IMAMU- KSA**  
**MOHAMED KHALGUI, MLU- GERMANY**

<b>Enslavement and Control in DQ Synchronous Frame for Using a Cascade Multilevel NPC Structure .....</b>	283
<i>F. Bouchafaa, S. Arezki, M. Boudour, E.M. Berkouk</i>	
<b>A Comparison Study between Static and Dynamic Recurrent Neural Networks Based Adaptive Control Of Nonlinear Multivariable Systems .....</b>	289
<i>T.A. Al-Zohairy</i>	
<b>A Composition-based Approach for the Development of Automated Embedded Systems .....</b>	295
<i>O. Mosbahi, J. Jaray, S.B. Ahmed</i>	
<b>Specification and Verification of Technical Plant Behavior with Symbolic Timing Diagrams .....</b>	301
<i>S. Preube, H. Hanisch</i>	
<b>Effect of Pulsed Power Supply on the Ultra Violet Radiation and Electrical Characteristics of Low Pressure Mercury Discharge .....</b>	307
<i>M.B. Mustapha, B. Mrabet, L. Bouslimi, A. Chammam, M. Stambouli</i>	

## **POSTER SESSION**

<b>A Model Driven Engineering Based Method for Scheduling Analysis .....</b>	313
<i>Y.H. Kacem, A. Malfoudhi, W. Karamti, M. Abid</i>	
<b>Failures Analysis of Systems Modeled by Mixed Fault Trees .....</b>	318
<i>S. Ghachem, A. Errachdi, K. Benothman, M. Benrejeb</i>	
<b>A SystemC QoS Router Design with Virtual Channels Reservation in a Wormhole-switched NoC .....</b>	322
<i>M. Horchani, M. Atri, R. Tourki</i>	

**PID Control Implementation using FPGA Technology** ..... 328  
*A. Trimeche, A. Sakly, A. Mtibaa, M. Benrejeb*

**New Speech Processor and Ultrasonic Sensors Based Embedded Syste to Improve the Control of a Motorised Wheelchair** ..... 332  
*M. Fezari, A. Khati*

**Systematic Design of CCI(II)(III)s by Combining UGCs** ..... 337  
*E. Tlelo-Cuautle, D. Moro-Frias, M. Fakhfakh*

**Wide Dynamic Range Current-to-Voltage Converters** ..... 341  
*C. Wang*

#### **Author Index**