

# **2008 International SoC Design Conference**

**(ISOCC)**

**Busan, South Korea  
24 – 25 November 2008**

**Pages 1-439**



**IEEE Catalog Number: CFP0869E-PRT  
ISBN: 978-1-4244-2598-3**

# TABLE OF CONTENTS

## **SESSION 1: ANALOG, MIXED-SIGNAL, SENSOR CIRCUITS I**

<b>A 9-context Optically Reconfigurable Gate Array</b> .....	1
<i>Takayuki Mabuchi, Minoru Watanabe</i>	
<b>A Sigma-Delta Class D Audio Power Amplifier in 0.35<math>\mu</math>m CMOS Technology</b> .....	5
<i>Junle Pan, Libin Yao, Yong Lian</i>	
<b>Fast RSSI Circuit Using Novel Power Detector for Wireless Communication</b> .....	9
<i>Sungho Lee, Yonghoon Song, Sangwook Nam</i>	
<b>An Active-RC Filter with Variable Bandwidth and Channel-Selectivity Characteristics</b> .....	13
<i>Youngchan Choi, Sangduk Yu, Kichang Jang, Jungsoo Choi, Junguei Park, Wooju Jeong, Joongho Choi</i>	
<b>CMOS OTA Compensating Transconductance Linearity with PMOS Path</b> .....	17
<i>Doo-Hwan Kim, Kyoung-Rok Cho</i>	

## **SESSION 2: [SPECIAL SESSION I] LOW POWER DESIGN: FROM COMPONENT TO SYSTEM**

<b>Design Trend of Energy-Efficient CAMs</b> .....	21
<i>Jinn-Shyan Wang, Chao-Ching Wang, Tai-An Chen</i>	
<b>A Multi-mode Entropy Decoder with a Generic Table Partition Strategy</b> .....	25
<i>Jui-Chin Chu, Liang-Fei Su, Yao-Chang Yang, Jiun-In Guo, Ching-Lung Su</i>	
<b>On Reducing Power Consumption and Code Size of H.264 Intra Luma Prediction on Multicore DSP</b> .....	29
<i>Yan-Fu Chen, Chung-Ta King, Wen-Shan Wang, Shau-Yin Tseng</i>	
<b>Performance and Wake-Up Schedule Optimization of Power Gating Design</b> .....	36
<i>Ming-Chao Lee, Shih-Chieh Chang, Chun-Sung Su, Evan Tsai</i>	
<b>A Low Power ZigBee Baseband Processor</b> .....	40
<i>Kai-Hsin Chen, Hsi-Pin Ma</i>	

## **SESSION 3: [SPECIAL SESSION II] EMBEDDED SOFTWARE FOR MULTICORES**

<b>A Generalized Framework for Energy Savings in Real-Time Multiprocessor Systems</b> .....	44
<i>Gang Zeng, Tetsuo Yokoyama, Hiroyuki Tomiyama, Hiroaki Takada, Tohru Ishihara</i>	
<b>Power Reduction Control for Multicores in OSCAR Multigrain Parallelizing Compiler</b> .....	50
<i>Jun Shirako, Keiji Kimura, Hironori Kasahara</i>	
<b>Multiprocessor SoC Design Framework on Tightly-Coupled Thread Model</b> .....	56
<i>Tsuyoshi Isshiki, Dongju Li, Hiroaki Kunieda</i>	
<b>Real-Time Operating Systems for Multicore Embedded Systems</b> .....	62
<i>Hiroyuki Tomiyama, Shinya Honda, Hiroaki Takada</i>	

## **SESSION 4: DESIGN METHODOLOGY FOR NEXT GENERATION SOC DESIGN – INDUSTRY PREPARATION**

<b>32nm High K Metal Gate (HKMG) Designs for Low Power Applications .....</b>	<b>68</b>
<i>Kyu-Myung Choi</i>	
<b>DFM Optimization of Standard Cells Considering Random and Systematic Defect.....</b>	<b>70</b>
<i>Daehyun Jang, Naya Ha, Joo-Hyun Park, Seung-Weon Paek, Hyo-Sig Won, Kyu-Myung Choi</i>	
<b>Parametric Yield-Aware Sign-off Flow in 65/45nm .....</b>	<b>74</b>
<i>Byung-Su Kim, Byoung-Hyun Lee, Hung-Bok Choi, Sun-Ik Heo, Jae-Rim Lee, Yong-Cheul Kim, Chul Rim, Kyu-Myung Choi</i>	
<b>Reusable Platform Design Methodology For SoC Integration And Verification .....</b>	<b>78</b>
<i>Kwanghyun Cho, Jaebeom Kim, Euibong Jung, Sik Kim, Zhenmin Li, Young-Rae Cho, Byeong Min, Kyu-Myung Choi</i>	

## **SESSION 5: ANALOG, MIXED-SIGNAL, SENSOR CIRCUITS II**

<b>A New High-resolution, Temperature-compensated Cyclic Time-to-Digital Converter .....</b>	<b>82</b>
<i>Sau-Mou Wu, Min-Hau Li</i>	
<b>An Accurate Analysis of a VCO Voltage Regulator.....</b>	<b>86</b>
<i>Hoh Young Heo, Hang Geun Jeong</i>	
<b>Multi Functional Range Finder Employing a Dual Imager Core on a Single Chip .....</b>	<b>89</b>
<i>Shingo Mandai, Taihei Monma, Toru Nakura, Makoto Ikeda, Kunihiro Asada</i>	
<b>Analysis on Light Attenuation Through Multi-Metal-Layers for CMOS Image Sensors on System LSIs .....</b>	<b>93</b>
<i>YunKyung Kim, Makoto Ikeda, Kunihiro Asada</i>	
<b>Low Voltage Time Based CMOS Active Pixel Sensor.....</b>	<b>97</b>
<i>Kunhee Cho, Dongmyung Lee, Gunhee Han</i>	

## **SESSION 6: [SPECIAL SESSION III] CONQUERING THE POWER AND RELIABILITY CHALLENGES IN FUTURE TECHNOLOGIES**

<b>Portfolio of FinFET Memories: Innovative Techniques for an Emerging Technology .....</b>	<b>101</b>
<i>Sherif A. Tawfik, Volkan Kursun</i>	
<b>A Low Power Digital Pixel Sensor with a Dynamically Biased ADC .....</b>	<b>105</b>
<i>Xiajun Wu, Amine Bermak</i>	
<b>Power Grid Optimization with Consideration of Timing Violation by IR Drop .....</b>	<b>109</b>
<i>Yoshiyuki Kawakami, Masahiro Fukui, Shuji Tsukiyama</i>	
<b>Stability Enhancement Techniques for Nanoscale SRAM Circuits: A Comparison.....</b>	<b>113</b>
<i>Sherif A. Tawfik, Volkan Kursun</i>	
<b>Design ASNoC for Low-Power SoCs .....</b>	<b>117</b>
<i>Jiang Xu, Wei Zhang, Kwai Hung Mo, Zili Shao</i>	

## **SESSION 7: SOC TESTING AND DESIGN METHODOLOGY I**

<b>Behavioral Partitioning with Exploiting Function-Level Parallelism .....</b>	<b>121</b>
<i>Yuko Hara, Hiroyuki Tomiyama, Shinya Honda, Hiroaki Takada, Katsuya Ishii</i>	
<b>On Modeling and Sensitivity of Via Count in SOC Physical Implementation.....</b>	<b>125</b>
<i>Kwangok Jeong, Andrew B. Kahng, Hailong Yao</i>	

<b>LTR: A Low-Overhead and Reliable Routing Algorithm for Network on Chips</b> .....	129
<i>A. Patooghy, S. G. Miremadi</i>	
<b>ILP Based Data Parallel Multi-task Mapping/Scheduling Technique for MPSoC</b> .....	134
<i>Hoeseok Yang, Soonhoi Ha</i>	
<b>Communication Modeling for System-Level Design</b> .....	138
<i>Andrew B. Kahng, Kambiz Samadi</i>	

## **SESSION 8: MULTIMEDIA CIRCUITS AND SOCS I**

<b>Efficient Variable Length Decoding Using N-Bit Code Table for Multi-format Video Applications</b> .....	144
<i>Seunghyun Cho, Moo-Kyung Jung, Seong Mo Park, Nak-Woong Eum</i>	
<b>Multi-Codec Variable Length Decoder Design with Configurable Processor</b> .....	148
<i>HyoukJoong Lee, Kiyoun Choi</i>	
<b>Fast Mode Decision for H.264 Intra Prediction with Prediction Samples Easy to Generate</b> .....	152
<i>Junghoon Kim, Kichul Kim</i>	
<b>Design of High-Performance Unified Motion Estimation IP for H.264/MPEG-4 Video CODEC</b> .....	156
<i>Dongyeob Chun, Joonho Kim, Seonyoung Lee, Kyeongsoon Cho</i>	
<b>The Lifting-based DWT Filter Hardware Design for JPEG2000</b> .....	160
<i>KiTae Yoon, SeungSoo Bae, ShinHyuk Choi, JunRim Choi</i>	

## **SESSION 9: EMERGING TECHNOLOGY**

<b>A Discussion on SRAM Circuit Design Trend in Deeper Nano-meter Era</b> .....	164
<i>Hiroyuki Yamauchi</i>	
<b>A New SRAM Cell Design Using CNTFETs</b> .....	168
<i>Sheng Lin, Yong-Bin Kim, Fabrizio Lombardi, Young Jun Lee</i>	
<b>Digital Integrated Circuit Design for System-on-Glass</b> .....	172
<i>Keita Ikai, Jinmyoung Kim, Makoto Ikeda, Kunihiko Asada</i>	
<b>A Low Power 8T SRAM Cell Design Technique for CNFET</b> .....	176
<i>Young Bok Kim, Yong-Bin Kim, Fabrizio Lombardi, Young Jun Lee</i>	

## **SESSION 10: [SPECIAL SESSION IV] ADVANCED TECHNIQUES FOR EMBEDDED SYSTEM DESIGN**

<b>Multicore SoC for Embedded Systems</b> .....	180
<i>Fumio Arakawa</i>	
<b>Performance Evaluation of a Reconfigurable Instruction Set Processor</b> .....	184
<i>Farhad Mehdipour, Hamid Noori, Hiroaki Honda, Koji Inoue, Kazuaki Murakami</i>	
<b>A Single Cycle Accessible Two-Level Cache Architecture for Reducing the Energy Consumption of Embedded Systems</b> .....	188
<i>Seiichiro Yamaguchi, Tohru Ishihara, Hiroto Yasuura</i>	
<b>Redundancy Techniques for SRAM Leakage Reduction in Presence of Within-Die Delay Variation</b> .....	192
<i>Maziar Goudarzi, Tohru Ishihara</i>	

## **SESSION 11: SOC TESTING AND DESIGN METHODOLOGY II**

<b>Efficient Construction of Minimal Spanning Tree Avoiding Rectilinear Directional Obstacles</b> .....	196
<i>Kyosun Kim, Ramesh Karri</i>	
<b>A Heuristic Method to Reduce Fault Candidates for a Speedy Fault Diagnosis</b> .....	200
<i>Hyunjun Cho, Joohwan Lee, Sungho Kang</i>	
<b>PDDL: A Dynamic System Description Language</b> .....	204
<i>Mi Zhang, Shi-liang Tu, Zhi-lei Chai</i>	
<b>Variable-Length Block Nine-Coded Compression Technique with Huffman Codes and Symbol Merging</b> .....	210
<i>Jaewon Jang, Youbean Kim, Kicheol Kim, Incheol Kim, Hyeonuk Son, Sungho Kang</i>	

## **SESSION 12: MULTIMEDIA CIRCUITS AND SOCS II**

<b>Scan Order Decision Algorithm for Improving the Reliability of PDP Data Drivers</b> .....	214
<i>Doo Youn Ka, Jae Woon Lee, Myung Jin Park, Young Hwan Kim</i>	
<b>System-On-Chip Technology-based On-the-fly Audio Data Acquisition, Monitoring and Displaying System using FPGA</b> .....	218
<i>Mohammd Abdallah, Omar Elkeelany</i>	
<b>Design of a Geometry Engine for Mobile 3D graphics</b> .....	222
<i>Chanho Lee, Eunmin Kim</i>	
<b>Hybrid Architecture of Full-Search Block-Matching Motion Estimation Circuit for MPEG-4 Encoder</b> .....	226
<i>Jaeh Shim, Seonyoung Lee, Kyeongssoon Cho</i>	
<b>Improved Frame Selector for Multi-Reference Motion Estimation</b> .....	230
<i>Sung Dae Kim, Myung Hoon Sunwoo</i>	

## **SESSION 13: [SPECIAL SESSION V] ENERGY AWARE SOC DESIGN TECHNOLOGY**

<b>The Development of an Energy-awared Mobile 3D Graphics SoC with Real-time Performance/Energy Monitoring and Control</b> .....	234
<i>Liang-Bi Chen, Tsung-Yu Ho, Ing-Jer Huang, Yun-Nan Chang, Steve W. Haga, Jin-Hua Hong, Shen-Fu Hsaio, Shiann-Rong Kuang, Ko-Chi Kuo, Chung-Nan Lee</i>	
<b>System Anlaysia of Power-Aware H.264/AVC Encoder Based on Fast Inter Prediction</b> .....	238
<i>Yeong-Kang Lai, Lien-Fei Chen, Shin-Ping Yang</i>	
<b>Energy-Saving Techniques for Low-Power Graphics Proccrsing Unit</b> .....	242
<i>Chia-Ming Chang, Shao-Yi Chien, You-Ming Tsao, Chih-Hao Sun, Ka-Hang Lok, Yu-Jung Cheng</i>	
<b>Reconfigurable Motion Estimation Architecture Design on H.264/AVC for Power Aware Mobile Application</b> .....	246
<i>Yu-Nan Pan, De-Yuan Shen, Tsung-Han Tsai</i>	
<b>TunableVP: A Tunable Virtual Platform for Easy SoC Design Space Exploration</b> .....	250
<i>Ye-Jyun Lin, Yi-Jung Chen, Chin-Chie Huang, Tzu-Ching Lin, Jaw-Wei Chi, Chia-Lin Yang</i>	
<b>Energy-Effective Design &amp; Implementation of an Embedded VLIW DSP</b> .....	252
<i>Tien-Wei Hsieh, Pi-Chen Hsiao, Che-Yu Liao, Hsien-Ching Hsieh, Huang-Lun Lin, Tay-Jyi Lin, Yuan-Hua Chu, An-Yeu Wu</i>	

<b>Speeding Up SoC Virtual Platform Simulation by Data-Dependency Aware Virtual Synchronization</b> .....	256
<i>Kuen-Huei Lin, Siao-Jie Cai, Chung-Yang Huang</i>	

## **SESSION 14: COMMUNICATION SOCS**

<b>A New Routing Algorithm for Irregular Mesh NoCs</b> .....	260
<i>V. Samadi Bokharaei, A. Shamaei, H. Sarbaziazad, M. Abbaspour</i>	
<b>100-Gb/s Three-Parallel Reed-Solomon based Forward Error Correction Architecture for Optical Communications</b> .....	265
<i>Hanho Lee, Chang-Seok Choi, Jongyoon Shin, Je-Soo Ko</i>	
<b>High Performance NoC Architecture for two hidden layers BP Neural Network</b> .....	269
<i>Yiping, Dong, Takahiro, Watanabe</i>	
<b>New Address Generation Scheme for Memory-based FFT Processor using Multiple Radix-2 Butterflies</b> .....	273
<i>Jaehyun Baek, Kiyounng Choi</i>	
<b>An All-Digital Phase-Locked Loop with Fast Acquisition and Low Jitter</b> .....	277
<i>Jun Zhao, Yong-Bin Kim</i>	
<b>R-less and C-less Self-sampled ASK Demodulator for Lower ISM Band Applications</b> .....	281
<i>Chi-Chun Huang, Chih-Lin Chen, Chua-Chin Wang</i>	
<b>Direction-Based Routing Methodology for Irregular NoCs</b> .....	285
<i>Reza Moraveji, Hamid Sarbazi-Azad</i>	

## **SESSION 15: LOW POWER DESIGN**

<b>Processor Energy Estimation Method using Cycle-approximate Simulator</b> .....	288
<i>Woo-Hong Byun, Kyungsu Kang, Jungsoo Kim, Chong-Min Kyung</i>	
<b>The Proposed On-Chip Bus System with GALDS Topology</b> .....	292
<i>Chang-Won Choi, Jae-Kyung Wee, Gyu-Sung Yeon</i>	
<b>Performance Evaluation of Butterfly on-Chip Network for MPSoCs</b> .....	296
<i>Mohammad Arjomand, Hamid Sarbazi-Azad</i>	
<b>The Kautz Mesh: A New Topology for SoCs</b> .....	300
<i>Reza Sabbaghi-Nadooshan, Hamid Sarbazi-Azad</i>	
<b>FPGA Based Asynchronous Pipelined Multiplier with Intelligent Delay Controller</b> .....	304
<i>T. N. Prabakar, G. Lakshminarayanan, K. K. Anilkumar</i>	
<b>Hybrid Design of Dual V<sub>th</sub> and Power Gating to Reduce Leakage Power under V<sub>th</sub> Variations</b> .....	310
<i>Toshiaki Shriai, Kimiyoshi Usami</i>	
<b>FPGA based Asynchronous Pipelined Viterbi Decoder using Two Phase Bundled-Data Protocol</b> .....	314
<i>M. Santhi, G. Lakshminarayanan, Surya Vamshi Varadhan</i>	

## **SESSION 16: [SPECIAL SESSION] SYSTEM 2010**

<b>Fluidic Manipulation and Self-assembly of Microdevices in Railed Microfluidic Channels</b> .....	318
<i>Su Eun Chung, Seung Ah Lee, Jiyun Kim, Sunghoon Kwon</i>	
<b>Automatic Generation of Diagrams for System-on-Chip Architectures</b> .....	322
<i>Younbo Oh, Kyosun Kim, Eunchoul Lee, Myung-Gun Kim</i>	

<b>Modeling Functional Unit Delays for Bit-Level Chaining</b> .....	326
<i>Dong-yeob Shin, Seokhyun Lee, Kiyoung Choi</i>	
<b>Scheduling Considering Bit Level Delays</b> .....	330
<i>Jiwoong Kim, Hyunchul Shin</i>	
<b>A Design of Full-CMOS VDSL2 Receiver in 0.25<math>\mu</math>m CMOS process</b> .....	334
<i>Youngshin Kim, Young-Gun Pu, Tai-Young Kim, HooHyun Cho, DongHyun Ko, Kang-Yoon Lee, Tai-Hyung Kim, Joon-Beom Lee</i>	
<b>An Optimized Rendering Algorithm for Hardware Implementation of OpenVG 2D Vector Graphics</b> .....	338
<i>Kilhyung Cha, Daewoong Kim, Soo-Ik Chae</i>	
<b>Multiplierless Fast Lossless Integer DCT for H.264</b> .....	342
<i>Honey Durga Tiwari, Ganzorig Gankhuyag, Gi Hyun Kim, Chan Mo Kim, Yong Beom Cho</i>	

## **SESSION 17: HIGH SPEED TECHNIQUES AND HIGH PERFORMANCE ARCHITECTURES**

<b>A 1V 2.8Gbps 0.18<math>\mu</math>m CMOS Inverter-Based Digital Differential Transmitter with Calibrations of Termination and Mismatch</b> .....	346
<i>Jun-Hyun Bae, Sang-Hune Park, Jae-Yoon Sim, Hong-June Park</i>	
<b>High Performance Clocked CMOS Adiabatic Inverter Driver with Single Stage Data Input</b> .....	350
<i>José C. García, Juan A. Montiel-Nelson, Saeid Nooshabadi</i>	
<b>Non-invasive Direct Probing for On-chip Voltage Measurement</b> .....	354
<i>Takashi Sato, Koh Yamanaga, Kazuya Masu</i>	
<b>Circuit Modeling of Multi-Layer Ceramic Capacitors Using S-Parameter Measurements</b> .....	358
<i>Jung-A Lee, Dongchul Kim, Yungseon Eo</i>	
<b>Mapping Control Intensive Kernels onto Coarse-Grained Reconfigurable Array Architecture</b> .....	362
<i>Kyungwook Chang, Kiyoung Choi</i>	
<b>The Javelin: A Java Accelerator based on Hardware Translation Method</b> .....	366
<i>Jong-Sung Lee, Hyun-Gyu Kim</i>	

## **SESSION 18: SOC TESTING AND DESIGN METHODOLOGY III**

<b>An Effective Parallel ALPG Using Instruction Unrolling for High Speed Memory Testing</b> .....	370
<i>Hyunjun Yoon, Myung-Hoon Yang, Yongjoon Kim, Youngkyu Park, Jaeseok Park, Sungho Kang</i>	
<b>Reducing Cost of Frequency Binning: An Effective and Efficient Approach</b> .....	376
<i>Devesh Mittal, Deepak Agrawal, Himanshu Kukreja, Richa Aggarwal</i>	
<b>Segmented Scan Architecture Using Segment Grouping for Test Cost Reduction</b> .....	379
<i>Myung-Hoon Yang, Taejin Kim, Yongjoon Kim, Sungho Kang</i>	
<b>A New Approach for Circuit Design Optimization using Genetic Algorithm</b> .....	383
<i>Zhiguo Bao, Takahiro Watanabe</i>	
<b><math>\mu</math>CRL: A Computer Science based Approach for Specification and Verification of Hardware Circuits</b> .....	387
<i>K. L. Man</i>	

## **SESSION 19: EMBEDDED SYSTEM SW**

**On-Line Learning Based Dynamic Thermal Management for Multicore Systems**.....391  
*Won-jin kim, Jin-Woo Song, Ki-Seok Chung*

**Automatic Mapping of Application to Coarse-Grained Reconfigurable Architecture based on High-Level Synthesis Techniques** .....395  
*Ganghee Lee, Seokhyun Lee, Kiyoun Choi*

**Implementing the Component-based Software Engineering in Embedded Systems** .....399  
*Mohammed A. Abdallah*

## **SESSION 20: RF IC**

**Millimeter-wave CMOS Power Amplifiers in Common-source MOSFETs** .....403  
*Sang-Hyun Hwang, Seong-Gwon Lee, Jong-Wook Lee, Byung-Sung Kim*

**On-chip Active RF Tracking Filter with 60dB 3rd-order Harmonic Rejection for Digital TV tuners** .....406  
*Yang Sun, Jeong-seon Lee, Sang-gug Lee*

**Investigation of Forward Body Bias Effects on TSPC RF Frequency Dividers in 0.18 $\mu$ m CMOS**.....410  
*Seungsoo Kim, Hyunchol Shin*

**Highly Linear CMOS Low Noise Amplifier with IIP3 Boosting Technique**.....414  
*Abdul Mujeeb, Sigit Yuwono, Jeong Seon Lee, Sang-Gug Lee*

## **SESSION 21: [SPECIAL SESSION] NEW GROWTH ENGINE SEMICONDUCTOR PROJECT**

**Design of Optical Fiber Sensor Driving IC for Structure Monitoring System** .....417  
*Baeki Jung, Jinwook Burn*

**A 26mW Dual-mode RF Receiver for GPS/Galileo with L1/L1F and L5/E5a Bands** .....421  
*Yosub Moon, Sanghyun Cha, Gysuck Kim, Kyoungseok Park, Sunjun Ko, Heonchul Park, Jubong Park, Jaeheon Lee*

**The Dependability Analysis of LIN Network for Adaptive Front-lighting System** .....425  
*Yeon Kyu Bong, Jeong Ki Yun*

**Area-efficient Power Clamp Circuit Using Gate-coupled Structure for Smart Power ICs**.....429  
*Dong-Jun Kim, Ju-Ho Park, Sang-Gyu Park*

**An Improved RF MOSFET Model Including Scalable Gate Resistance and External Inductances**.....431  
*Jiyong Cha, Jun-Young Cha, Dae-Hyoun Jung, Seonghearn Lee*

**A L1-Band RF Receiver for GPS Application in 0.13 $\mu$ m CMOS Technology**.....433  
*Hoohyun Cho, Young-Gun Pu, Sangwoo Kim, Youngsin Kim, Kang-Yoon Lee, Sunjun Ko, Heonchul Park*

**Scalable Modeling of Spiral Inductor in 0.13 $\mu$ m RF CMOS Process**.....437  
*Seong-Kyun Kim, Byung-Sung Kim*

## **POSTER SESSION**

**A New Design Method to Reduce the Power Consumption in a Flash-A/D Converter**.....440  
*Soon-Ik Cho, Soon-Kyung Choi, Suki Kim, Kwang-Hyun Baek*

**Spread Spectrum Clock Generator for DisplayPort** .....444  
*Hyun-Chul Lee, Suk-Won Lee, Jin-Ku Kang*



<b>A Design Guide for 3-stage CMOS Nested Gm-C Operational Amplifier with Area or Current Minimization</b> .....	448
<i>Jae-Seung Lee, Jae-Yoon Sim, Hong June Park</i>	
<b>A 2.7Gbps &amp; 1.62Gbps Dual-Mode Clock and Data Recovery for DisplayPort</b> .....	452
<i>Seungwon Lee, Jae-Wook Yoo, Jin-Ku Kang</i>	
<b>A CMOS Linear Preamplifier Design for Electret Microphones</b> .....	456
<i>Gil-Seop Park, Seung-Tak Ryu</i>	
<b>A Study of Detection Algorithm for DAA Regulation of Korea Using MB-OFDM UWB Receiver</b> .....	460
<i>Cheol-Ho Shin, ByoungHak Kim, Sangsung Choi</i>	
<b>Implementation of FlexRay Protocol with An Automotive Application</b> .....	464
<i>Yi-Nan Xu, I. G. Jang, Y. E. Kim, J. G. Chung, Sung-Chul Lee</i>	
<b>New Sum-Product Algorithm Using Approximation Method for Low Complexity LDPC Decoding</b> .....	468
<i>Jae Hee Han, Myung Hoon Sunwoo</i>	
<b>Efficient CTC Interleaver and Deinterleaver for the WiMAX Standard</b> .....	472
<i>Kon-Woo Kwon, Jeongwoo Park, Bongchoon Lee, Suki Kim, Kwang-Hyun Baek</i>	
<b>Low Complexity Soft-Decision Demapper for High Order Modulation of DVB-S2 System</b> .....	476
<i>Jang Woong Park, Myung Hoon Sunwoo, Pan Soo Kim, Dae-Ig Chang</i>	
<b>Implementation of DCT based OFDM System</b> .....	480
<i>Gi Hyun Kim, Honey Durga Tiwari, Chan Mo Kim, Yong Beom Cho, Younggoo Kwon</i>	
<b>A Design of DisplayPort Link Layer</b> .....	484
<i>Yong-woo Kim, Seong-bok Cha, Jin-ku Kang</i>	
<b>A 5-Gb/s Continuous-time Adaptive Equalizer and CDR using 0.18<math>\mu</math>m CMOS</b> .....	488
<i>Tae-Ho Kim, Sang-Ho Kim, Jin-Ku Kang</i>	
<b>Software Implementation of TPEG Decoder for T-DMB using X-PAD</b> .....	492
<i>Kyo-Seok Kim, Soon-Tae Kwon, Jun-dong Cho, Min-Kyu Kim, Je-hyuk Ryu, Kyung-Uk Kim</i>	
<b>Design of Application Specific Processor for H.264 Inverse Transform and Quantization</b> .....	496
<i>Jae-Jin Lee, SeongMo Park, NakWoong Eum</i>	
<b>Design and Implementaion of 16-bit Fixed Point Digital Signal Processor</b> .....	500
<i>Donghoon Lee, Changwon Ryu, Jusung Park, Kyunsoo Kwon, Wontae Choi</i>	
<b>Multiplier Design Based on Ancient Indian Vedic Mathematics</b> .....	504
<i>Honey Durga Tiwari, Ganzorig Gankhuyag, Chan Mo Kim, Yong Beom Cho</i>	
<b>Design of High Energy Efficiency 32bit Processing Unit using Instruction-Levels Data Gating and Dynamic Voltage Scaling Techniques</b> .....	508
<i>Yil Suk Yang, Tae Moon Roh, Soon il Yeo, Woo H. Kwon, Jongdae Kim</i>	
<b>A New Scheduling Technique Based on Dynamic Voltage Scaling for MPSoC</b> .....	512
<i>Chang-Woo Park, Kyung-Woo Noh, Seok-Yoon Kim</i>	
<b>Low-power Dynamic Scheduling Algorithm For Real-time Multiprocessor Systems</b> .....	516
<i>Se-Jin Ko, Ki-Young Kim, Seok-Yoon Kim</i>	
<b>A Novel Dynamic Power Management Technique for Multi-Core based Mobile Devices</b> .....	520
<i>Youngho Ahn, Young-Si Hwang, Ki-Seok Chung</i>	
<b>Selective Multiplexer-Removal Algorithm for Lowering Power Consumption of Circuits</b> .....	524
<i>Chi-Hoon Shin, Myeong-Hoon Oh, Young-Woo Kim, Sung-Nam Kim, Seong-Woon Kim</i>	

<b>Digital Power Estimation Flow Combining Academic and Industrial Tools .....</b>	<b>528</b>
<i>R. Mehrotra, T. English, K. L. Man, E. Popovici, M. P. Schellekens</i>	
<b>Enhanced Parallel Decoding for H.264/AVC CAVLC by Using Precomputation .....</b>	<b>532</b>
<i>Donghoon Yeo, Hyunchul Shin</i>	
<b>Implementation of 3D Graphics Accelerator using Full Pipeline Scheme on FPGA .....</b>	<b>536</b>
<i>Kyungsu Kim, Hoosung-Lee, Seonghyun Cho, Seongmo Park</i>	
<b>Hardware Implementation of Motion Estimation Using a Sub-sampled Block for Frame Rate Up-Conversion.....</b>	<b>540</b>
<i>Suk-Ju Kang, Dong-Gon Yoo, Sung-Kyu Lee, Young Hwan Kim</i>	
<b>Design of Voice Guiding System Using Serial Connection Technique of Speakers.....</b>	<b>544</b>
<i>Jisung Byun, Sunyong Lee, Teawan Kim, Jungsu Park, Yunmo Chung, Moonvin Song, Ohkyun Kwon</i>	
<b>Design of a Motion Compensation Unit for H.264 Decoder using 2-Dimensional Circular Register Files .....</b>	<b>548</b>
<i>Chanho Lee, Yonghoon Yu</i>	
<b>A Synchronous DRAM Controller for an H.264/AVC Encoder .....</b>	<b>552</b>
<i>Gyoungwan Hyun, Yongseok Jin, Jinsu Jung, Seongyoon Kim, Hyuk-Jae Lee</i>	
<b>Simplified NAL Decoder for H.264/AVC Baseline Profile .....</b>	<b>556</b>
<i>Kwangrae Jeong, Jinha Choi, Jaeseok Kim</i>	
<b>Image Quality Enhancement by Real-Time Gamma Correction for a CMOS Image Sensor in Mobile Phones .....</b>	<b>560</b>
<i>Hyowon Jeong, Joohyun Kim, Wontae Choi, Bongsoon Kang</i>	
<b>An Efficient Color Demosaicing Using Approximated Directional Line Averages .....</b>	<b>564</b>
<i>Yang-Ki Cho, Joo-Seok lee, Hyeon-mi Yang, Hi-Seok Kim</i>	
<b>A Unified Transform Unit for H.264 .....</b>	<b>569</b>
<i>Sehyun Song, Changwoo Seo, Kichul Kim</i>	
<b>The Compensation System for the Event in the Fuel Cell Mobile Phone.....</b>	<b>573</b>
<i>Chung-Ho Shin, Jun-Dong Cho</i>	
<b>Wideband LPF for WiMedia UWB RF Transceiver .....</b>	<b>577</b>
<i>Seung-Sik Lee, Seong-Hyun Jang, Bong-Hyuk Park, Sang-Sung Choi</i>	
<b>A 1.2V 3 ~ 8 GHz Low Noise Amplifier in 0.13<math>\mu</math>m CMOS.....</b>	<b>581</b>
<i>Bonghyuk Park, Seungsik Lee, Seunghyun Jang, Sangsung Choi</i>	
<b>RF Receiver Chip Set Employing 0.13<math>\mu</math>m CMOS Technology for Application to K-band Commercial Automotive Radar System.....</b>	<b>585</b>
<i>Young-Bae Park, Se-Ho Kim, Young Yun, Kyu-Ho Park, Kwang-Ho Ahn, Kim Ki-Jin, Kim Jin-Sup, Choi Se-Hwan</i>	
<b>A Linear Wideband CMOS LNA for 3-5 GHz UWB Systems .....</b>	<b>589</b>
<i>Ali Mirvakili, K. N. Toosi, Mohammad Yavari</i>	
<b>Discontinuous RC Interconnect Line Analysis for Accurate Timing Determination.....</b>	<b>593</b>
<i>Taehoon Kim, Youngdoo Song, Yungseon Eo</i>	
<b>Crosstalk Avoidance Method Considering Multi-Aggressors.....</b>	<b>597</b>
<i>Sibaek Jung, Naeun Zang, Eunsuk Park, Juho Kim</i>	
<b>Performance Anaysis of NoC Structure based on Star-Mesh Topology .....</b>	<b>601</b>
<i>Juyeob Kim, Miyoung Lee, Wonjong Kim, Junyoung Chang, Younghwan Bae, Hanjin Cho</i>	
<b>Power Supply Noise Reduction by Clock Scheduling with Gate-Level Current Waveform Estimation.....</b>	<b>605</b>
<i>Yooseong Kim, Sangwoo Han, Juho Kim</i>	

<b>Star-Mesh NoC based Multi-Channel H.264 Decoder Design</b> .....	609
<i>June-Young Chang, Won-Jong Kim, Young-Hwan Bae, Mi-Young Lee, Ju-Yeob Kim, Han-Jin Cho</i>	
<b>The Use of Fair Y-Sim for Optimizing Mapping Set Selection in Hardware/Software Co-Design</b> .....	613
<i>Olufemi Adeluyi, Eun-ok Kim, Jeong-A Lee, Jeong-Gun Lee</i>	
<b>A Design Verification Kit for Passive RFID System on a Chip</b> .....	618
<i>Chan-Won Park, Bo-Gwan Kim</i>	
<b>Leveraging CMOS Design Tools for QCA Designs</b> .....	622
<i>Kyosun Kim, Younbo Oh, Ramesh Karri, Alex Orailoglu</i>	
<b>Assessment of Using the Statistical Timing Analysis Software for the VLSI Design at the Macro Level</b> .....	626
<i>Hyung Gyun Yang, Wook Kim, Young Hwan Kim</i>	
<b>Operation about Multiple Scan Chains based on System-on-Chip</b> .....	630
<i>Insoo Kim, Hyoung Bok Min</i>	
<b>A Programmable Memory BIST for Embedded Memory</b> .....	634
<i>WonGi Hong, JungDai Choi, Hoon Chang</i>	
<b>Path Delay Fault Diagnosis Using Path Scoring</b> .....	638
<i>Yoseop Lim, Joohwan Lee, Sungho Kang</i>	
 <b><u>CHIP DESIGN CONTEST SESSION</u></b> 	
<b>12-bit 80MSPS Double Folding/Interpolation A/D Converter</b> .....	642
<i>Byungil Kim, Daeyun Kim, Jooho Hwang, Junho Moon, Minkyu Song</i>	
<b>10-bit Charge Redistributed D/A Converter for TFT-LCD Driver</b> .....	644
<i>Juneseok Lee, Doobock Lee, Hyosang Kim, Junho Moon, Minkyu Song</i>	
<b>Automatic Red-eye Detection and Correction System for Mobile Devices</b> .....	646
<i>Wonwoo Jang, Chris sungjin Lee, Sukchan Kim, Bongsoon Kang</i>	
<b>Design of Rasterization unit Applicable to Mobile Graphics System</b> .....	648
<i>Seung-Hyun Lee, Chang-Soo Ha, Sung-Jin Lee, Byeong-Yoon Choi</i>	
<b>Design of 24 Bit DSP for Audio Algorithms</b> .....	650
<i>Chang Won Ryu, Seung Jae Hwang, Ju Sung Park</i>	
<b>Design of On-Chip Debug System for Embedded Processor</b> .....	652
<i>Hyungbae Park, Jingzhe Xu, Jusung Park, Jung-Hoon Ji, Gyun Woo</i>	
<b>Design &amp; Verification of 16 Bit RISC Processor</b> .....	654
<i>Seung Pyo Jung, Jingzhe Xu, Donghoon Lee, Ju Sung Park, Kang-joo Kim, Koon-shik Cho</i>	
<b>Implementation of the Levinson Algorithm for MMSE Equalizer</b> .....	656
<i>Minsu Kim, Jinyong Lee, Younglok Kim</i>	
<b>A 8 Gb/s 4-PAM Transmitter in 0.18<math>\mu</math>m CMOS Technology</b> .....	658
<i>Hyunkyo Kim, Jungjoon Lee, Jikyung Jung, Jinwook Burm</i>	
<b>Efficient Implementation of Linear System Solution Block using LDLT Factorization</b> .....	660
<i>Hanjoon Cho, Jinyong Lee, Younglok Kim</i>	
<b>High Performance IPC Hardware Accelerator and Communication Network for MPSoCs</b> .....	662
<i>Moonmo Koo, Soo-Ik Chae</i>	
<b>Multi-Channel Capacitive Readout IC for MEMS Inertial Sensors</b> .....	664
<i>Wook Bahn, Hyounggho Ko, Cheol-kyu Han, Sangyoon Lee, Deog-kyoon Jeong, Dong-il Cho, Taedong Ahn, Kwangho Yoo</i>	

<b>ODALRISC: A Small, Low Power, and Configurable 32-bit RISC Processor</b> .....	666
<i>Imyong Lee, Dongwook Lee, Kiyoung Choi</i>	
<b>A Concurrent Dual-Band CMOS Low-Noise Amplifier for ISM-Band Application</b> .....	668
<i>Hee Sauk Jhon, Hakchul Jung, MinSuk Koo, Hyungcheol Shin</i>	
<b>Chip Implementation of a Coarse-Grained Reconfigurable Architecture Supporting Floating-Point Operations</b> .....	670
<i>Manhwee Jo, Dongwook Lee, Kiyoung Choi</i>	
<b>High Speed 3D Acquisition Chip Design for Robot Applications</b> .....	672
<i>Byung-Joo Hong, Seung-Hoon Lee, Jun-Dong Cho, Je-Hyuk Ryu</i>	
<b>High Performance On-Chip-Network Architecture with Multiple Channels and Dual Routing</b> .....	674
<i>Byungyong Kim, Chanho Lee</i>	
<b>A/D Converter using Iterative Divide-by-Two Reference for CMOS Image Sensor</b> .....	676
<i>Jeonghwan Lee, Gunhee Han</i>	
<b>Design of a Flash A/D Converter with Dual-Bootstrapped THA Circuit</b> .....	678
<i>Young-jun Son, Won Kim, Kwang-sub Yoon</i>	
<b>Design of Memory Controller -Design of General Purpose Memory Controller</b> .....	680
<i>Park soo il, Song jae yeol, Park seok hwi, Jung ji hoon</i>	
<b>Varactor Tunned High-Q Aictive Inductor with Broadband Tuning Range</b> .....	683
<i>Kyungju Song, Heungjae Choi, Yongchae Jeong</i>	
<b>Design of Low-Power and High-Speed Receiver for Mobile Display Module</b> .....	685
<i>Cheon-Hyo Lee, Jeong-Hoon Kim, Jae-Hyung Lee, Liyan Jin, Yong-Hu Yin, Ji-Hye Jang, Min-Cheol Kang, Pan-Bong Ha, Young-Hee Kim</i>	
<b>Design of Parallel BCH Decoder for MLC Memory</b> .....	687
<i>Song-Chul Jang, Je-Hoon Lee, Won-Chul Lee, Kyoung-Rok Cho</i>	
<b>SoC Platform Design with Multi-Channel Bus Architecture</b> .....	689
<i>Younjin Jung, Ok Kim, Byoungyup Lee, Hongkyun Jung, Kwangki Ryoo</i>	
<b>1.5MHz, 300mA Step-Down Switching Regulator</b> .....	691
<i>Dongsuk Lee, Hyunseok Nam, Youngkook Ahn, Jeongjin Roh</i>	
<b>Low Voltage Analog Digital Converter using Sigma-Delta Modulator</b> .....	693
<i>Tae-Seong Jeong, Wooseok Choi, Jun-Gi, Changsik Yoo</i>	
<b>Design of High-Performance 32-bit Embedded Processor</b> .....	695
<i>Ji-Hoon Kim, Duk-Hyun You, Ki-Seok Kwon, Eun-Joo Bae, WonHee Son, In-Cheol Park</i>	
<b>Design of a Scalable Sound Synthesizer</b> .....	697
<i>Tae-Hwan Kim, Young-Joo Lee, In-Cheol Park</i>	
<b>Multimedia Application Extension Processor (MAEP)</b> .....	699
<i>Sangkwon Na, Seungrok Jung, Chong-Min Kyung</i>	
<b>Implementation of Efficient Architecture of Two-Dimensional Discrete Wavelet Transform</b> .....	701
<i>Jinook Song, In-Cheol Park</i>	
<b>Cancelation of a Crosstalk Induced Noise in a DDR Memory Interface</b> .....	703
<i>Kwang-Il Oh, Lee-Sup Kim, Kwang-Il Park, Young-Hyun Jun, Kinam Kim</i>	
<b>A 10-Phase 270MHz 5000ppm Spread Spectrum Clock Generator</b> .....	705
<i>Won-Young Lee, Lee-Sup Kim</i>	

<b>Integrated Current Readout Circuit and DMFET Array for Label-Free Detection of Cancer Marker</b> .....	707
<i>Maesoon Im, Jae-Hyuk Ahn, Yang-Kyu Choi</i>	
<b>A Tessellator Based on a Vertex Shader for Bandwidth-Efficient Mobile 3D Graphics</b> .....	709
<i>Kyusik Chung, Chang-Hyo Yu, Donghyun Kim, Lee-Sup Kim</i>	
<b>Readout Integrated Circuits Involving Pixel-level ADC for Microbolometers</b> .....	711
<i>C. H. Hwang, H. C. Lee</i>	
<b>Author Index</b>	