


# *Proceedings*

---

## 20th International Symposium on Computer Architecture and High Performance Computing



# Table of Contents

## 20th International Symposium on Computer Architecture and High Performance Computing

**SBAC-PAD**

---

<b>Message from the General Chair</b> .....	<b>viii</b>
<b>Message from the Program Committee Chairs</b> .....	<b>ix</b>
<b>Conference Organizers</b> .....	<b>x</b>
<b>Program Committee</b> .....	<b>xi</b>
<b>Reviewers</b> .....	<b>xiii</b>
<b>Brazilian Computer Society</b> .....	<b>xiv</b>

---

### Session 1: Architecture I

Accurate and Low-Overhead Dynamic Detection and Prediction of Program Phases Using Branch Signatures .....	3
<i>Balaji Vijayn and Dmitry V. Ponomarev</i>	
Aggressive Scheduling and Speculation in Multithreaded Architectures: Is it Worth its Salt? .....	11
<i>Jason Loew and Dmitry Ponomarev</i>	
An Optimization Mechanism Intended for Two-Level Cache Hierarchy to Improve Energy and Performance Using the NSGAI Algorithm .....	19
<i>Abel G. Silva-Filho, Carmelo J.A. Bastos-Filho, Davi M.A. Falcão, Filipe R. Cordeiro, and Rodrigo M.C.S. Castro</i>	

### Session 2: Applications I

On Simulated Annealing for the Scheduling of Parallel Applications .....	29
<i>Rodrigo Fernandes de Mello and Luciano José Senger</i>	
Controlling Processes Reassignment in BSP Applications .....	37
<i>Rodrigo da Rosa Righi, Laércio Lima Pilla, Alexandre Carissimi, and Philippe O.A. Navaux</i>	
A High Performance Massively Parallel Approach for Real Time Deformable Body Physics Simulation .....	45
<i>Thiago S.M.C de Farias, Mozart W.S. Almeida, João Marcelo X.N. Teixeira, Veronica Teichrieb, and Judith Kelner</i>	

## Session 3: Multicore

A Methodology for Developing High Fidelity Communication Models for Large-Scale Applications Targeted on Multicore Systems _____	55
<i>Charles W. Lively, Valerie E. Taylor, Sadaf R. Alam, and Jeffrey S. Vetter</i>	
Selection of the Register File Size and the Resource Allocation Policy on SMT Processors _____	63
<i>Jesús Alastruey, Teresa Monreal, Francisco Cazorla, Víctor Viñals, and Mateo Valero</i>	
ORBIT: Effective Issue Queue Soft-Error Vulnerability Mitigation on Simultaneous Multithreaded Architectures Using Operand Readiness-Based Instruction Dispatch _____	71
<i>Xin Fu, Tao Li and José Fortes</i>	

## Session 4: Applications II

Processing Neocognitron of Face Recognition on High Performance Environment Based on GPU with CUDA Architecture _____	81
<i>Gustavo Poli, José Hiroki Saito, João F. Mari, and Marcelo R. Zorzan</i>	
Parallel Verified Linear System Solver for Uncertain Input Data _____	89
<i>Mariana Kolberg, Márcio Dorn, Luiz Gustavo Fernandes, and Gerd Bohlender</i>	
Applying Virtualization and System Management in a Cluster to Implement an Automated Emulation Testbed for Grid Applications _____	97
<i>Rodrigo N. Calheiros, Mauro Storch, Everton Alexandre, César A.F. De Rose, and Marcus Breda</i>	

## Session 5: Architecture II

Hiding Communication Delays in Clustered Microarchitectures _____	107
<i>Robert J. LaDuca, Joseph Sharkey, and Dmitry V. Ponomarev</i>	
Software Synthesis for Hard Real-Time Embedded Systems with Energy Constraints _____	115
<i>Eduardo Tavares, Bruno Silva, Paulo Maciel, and Pedro Dallegrave</i>	
A Segmented Bloom Filter Algorithm for Efficient Predictors _____	123
<i>M. Breternitz, Gabriel H. Loh, Bryan Black, Jeffrey Rupley, Peter G. Sassone, Wesley Attrot, and Youfeng Wu</i>	

## Session 6: Grid, Cluster, and Operating Systems

Measuring Operating System Overhead on CMT Processors _____	133
<i>Petar Radojkovic, Vladimir Cakarevic, Javier Verdú, Alejandro Pajuelo, Roberto Gioiosa, Francisco J. Cazorla, Mario Nemirovsky, and Mateo Valero</i>	
Aspect-Based Patterns for Grid Programming _____	141
<i>Luis Daniel Benavides Navarro, Rémi Douence, Fabien Hermenier, Jean-Marc Menaud, and Mario Südholt</i>	
A Reconfigurable Run-Time System for Filter-Stream Applications _____	149
<i>Daniel Fireman, George Teodoro, André Cardoso, and Renato Ferreira</i>	

## Session 7: Memory Systems

Using Analytical Models to Efficiently Explore Hardware Transactional Memory and Multi-Core Co-Design _____	159
<i>James Poe, Chang-Burm Cho, and Tao Li</i>	
Performance Sensitivity of NUCA Caches to On-Chip Network Parameters _____	167
<i>Alessandro Bardine, Manuel Comparetti, Pierfrancesco Foglia, Giacomo Gabrielli, and Cosimo A. Prete</i>	
A Software Transactional Memory System for an Asymmetric Processor Architecture _____	175
<i>Felipe Goldstein, Alexandro Baldassin, Paulo Centoducatte, Rodolfo Azevedo, and Leonardo A.G. Garcia</i>	
Transactional WaveCache: Towards Speculative and Out-of-Order DataFlow Execution of Memory Operations _____	183
<i>Leandro A.J. Marzulo, Felipe M.G. Franca, and Vitor Santos Costa</i>	
<b>Author Index _____</b>	<b>191</b>