



**10th International Conference on
ULtimate Integration of Silicon**

Aachen

March 18-20, 2009

TABLE OF CONTENTS

Toward Biological Large-Scale Integration, Invited	N/A
<i>M. Roukes</i>	
Silicon Spintronics, Invited	1
<i>I. Appelbaum</i>	
Advanced SOI CMOS Transistor Technology for High Performance Microprocessors, Invited	5
<i>M. Horstmann, A. Wei, J. Hoentschel, Th. Feudel, M. Gerhardt, R. Stephan, S. Krügel, D. Greenlaw, M. Raab</i>	
Pockets Engineering Impact on Mismatch Performance on 45nm MOSFET Technologies	9
<i>Cecilia M. Mezzomo, Cedric Leyris, Emmanuel Josse, Gérard Ghibaudo</i>	
Correlation of Fin Shape Fluctuations to FinFET Electrical Variability and Noise Margins of 6-T SRAM Cells	13
<i>Emanuele Baravelli, Luca De Marchi, Malgorzata Jurczak, Nicolò Speciale</i>	
Efficient Simulations of 6σ V_T Distributions Due to Random Discrete Dopants	17
<i>Dave Reid, Campbell Millar, Gareth Roy, Scott Roy, Asen Asenov</i>	
Mobility Extraction of UTB n-MOSFETs Down to 0.9 nm SOI Thickness	21
<i>M. Schmidt, M. C. Lemme, H. D. B. Gottlob, H. Kurz, F. Driussi, L. Selmi</i>	
Accurate Effective Mobility Extraction in SOI MOS Transistors	25
<i>S. M. Thomas, T. E. Whall, E. H. C. Parker, D. R. Leadley, R. J. P. Lander, G. Vellianitis, J. R. Watling</i>	
Effect of Access Resistance on Apparent Mobility Reduction in Nano-MOSFET	29
<i>K. Huet, J. Saint-Martin, A. Bournel, D. Querlioz, P. Dollfus</i>	
Static and Low Frequency Noise Characterization of FinFET Devices	33
<i>K. Bennamane, T. Boutchacha, G. Ghibaudo, M. Mouis, N. Collaert</i>	
A Unified Density Gradient Approach to ‘Ab-Initio’ Ionised Impurity Scattering in 3D MC Simulations of Nano-CMOS Variability	37
<i>C. Alexander, U. Kovac, G. Roy, S. Roy, A. Asenov</i>	
Full-3D Real-space Treatment of Surface Roughness in Double Gate MOSFETs	41
<i>Claudio Buran, Marco G. Pala, Stefano Poli, Mireille Mouis</i>	
Exhaustive Experimental Study of Tunnel Field Effect Transistors (TFETs): From Materials to Architecture, Invited	45
<i>C. Le Royer, F. Mayer</i>	
Simulation Study of Graphene Nanoribbon Tunneling Transistors Including Edge Roughness Effects	49
<i>Roberto Grassi, Antonio Gnudi, Susanna Reggiani, Elena Gnani, Giorgio Baccarani</i>	
Computational Exploration of Novel Silicon Nanostructures	53
<i>Kengo Nishio, Taisuke Ozaki, Tetsuya Morishita, Wataru Shinoda, Masuhiro Mikami</i>	
High Performance Schottky Barrier MOSFETs on UTB SOI	57
<i>C. Urban, C. Sandow, Q.-T. Zhao, S. Mantl</i>	
Interface Engineering for the Suppression of Ambipolar Behavior in Schottky-barrier MOSFETs	61
<i>H. Ghoneim, J. Knoch, H. Riel, D. Webb, M. T. Björk, S. Karg, E. Lörtscher, H Schmid, W. Riess</i>	

Characterization of Dopant Segregated Schottky Barrier Source/Drain Contacts	65
<i>Valur Gudmundsson, Per-Erik Hellström, Shi-Li Zhang, Mikael Östling</i>	
Impact Ionization Rates for Strained SiGe	69
<i>Thanh Viet Dinh, Christoph Jungemann</i>	
Ge and III/V Devices for Advanced CMOS, Invited	73
<i>M. Heyns, C. Adelman, G. Brammertz, D. Brunco, M. Caymax, B. De Jaeger, A. Delabie, G. Eneman, M. Houssa, D. Lin, K. Martens, C. Merckling, M. Meuris, J. Mittard, J. Penaud, G. Pourtois, M. Scarrozza, E. Simoen, S. Sioncke, W.-E. Wang</i>	
Interface Oxide Trap Characterisation in Germanium-on-Insulator 0.12 μm PMOS Transistors by Drain Current Noise Measurements	77
<i>J. Gyani, S. Soliveres, F. Martinez, M. Valenza, C. Le Royer, E. Augendre, K. Romanjek, Charlotte Drazek</i>	
Intrinsic Cut Off Frequency of Si and GaAs Based Resonant Tunneling Diodes	81
<i>E. Buccafurri, R. Clerc, F. Calmon, M. Pala, A. Poncet, G. Ghibaudo</i>	
Spectroscopic Detection of (i) Intrinsic Band Edge Defects, and (ii) Transition Metal (TM) and Rare Earth Lanthanide (REL) Atom Occupied States in Elemental and Complex Oxides: A Novel Pathway to (i) Device Reliability and (ii) Increased Functionality in ULSI CMOS	85
<i>Gerald Lucovsky, Hyungtak Seo, Kwun-Bum Chung, Jinwu Kim</i>	
Rare-earth Based Alternative Gate Dielectrics for Future Integration in MOSFETs	89
<i>J. M. J. Lopes, E. Durğun-Özben, M. Roeckerath, U. Littmark, R. Lupták, St. Lenk, A. Besmehn, U. Breuer, J. Schubert, S. Mantl</i>	
Quantization Effects in Silicided and Metal Gate MOSFETs	93
<i>N. Rodriguez, F. Gámiz, R.Clerc, C.Sampedro, A.Godoy, G.Ghibaudo</i>	
Performance Enhancement of Uniaxially-tensile Strained Si NW-nFETs Fabricated by Lateral Strain Relaxation of SSOI	97
<i>S. F. Feste, J. Knoch, S. Habicht, D. Buca, Q. T. Zhao, S. Mantl</i>	
Basic Insight About the Strain Engineering of n-type FinFETs	101
<i>N. Serra, D. Esseni</i>	
Impact of Strain on p-DGMOS Performance Using Full-band Monte Carlo Simulation	105
<i>V. Aubry-Fortuna, K. Huet, A. Bournel, D. Rideau, C. Chassat, P. Dollfus</i>	
Modeling of Piezoresistive Coefficients in Si Hole Inversion Layers	109
<i>A. T. Pham, C. Jungemann, B. Meinerzhagen</i>	
Comparison of Advanced Transport Models for Nanoscale nMOSFETs	113
<i>P. Palestri, C. Alexander, A. Asenov, G. Baccarani, A. Bournel, M. Braccioli, B.Cheng, P. Dollfus, A. Esposito, D. Esseni, A. Ghetti, C. Fiegna, G. Fiori, V.Aubry-Fortuna, G. Iannaccone, A. Martinez, B. Majkusiak, S. Monfray, S. Reggiani, C. Riddet, J. Saint-Martin, E. Sangiorgi, A. Schenk, L. Selmi, L. Silvestri, J. Walczak</i>	
Implementing Brain-Like Systems Using Nano Functional Devices, Invited	117
<i>T. Shibata</i>	
Phenomenological Considerations of Resistively Switching TiO_2 in Nano Crossbar Arrays	121
<i>C. Nauenheim, C. Kügeler, St. Trelenkamp, A. Rüdiger, R. Waser</i>	
Scalability of MSD Memory Effect	125
<i>A. Hubert, S. Cristoloveanu, M. Bawedin, T. Ernst</i>	
A Multilayer RRAM Nanoarchitecture with Resistively Switching Ag-doped Spin-on Glass	129
<i>M. Meier, R. Rosezin, S. Gilles, A. Rüdiger, C. Kügeler, R. Waser</i>	

Carbon-based Thermal Stabilization Techniques for Junction and Silicide Engineering for High Performance CMOS Periphery in Memory Applications	133
<i>C. Ortoland, S. Mathew, R. Duffly, K. Saino, C. S. Kim, S. Mertens, N. Horiguchi, C. Vrancken, T. Chiarella, C. Kerner, P. P. Absil, A. Lauwers, S. Biesemans, T. Hoffmann</i>	
Organic Electronics, Invited	137
<i>P. Heremans</i>	
A Comparative Study of Non-melt Laser Spike Annealing and Flash Lamp Annealing in Terms of Transistor Performance and Pattern Effects on SOI-CMOSFETs for the 32 nm Node and Below	140
<i>R. Illgen, S. Flachowsky, T. Herrmann, T. Feudel, D. Thron, B. Bayha, W. Klix, M. Horstmann, R. Stenzel</i>	
Scalability of Advanced Partially Depleted n-MOSFET Devices on Biaxial Strained SOI Substrates	144
<i>S. Flachowsky, J. Höntschel, A. Wei, R. Illgen, P. Hermann, T. Herrmann, W. Klix, R. Stenzel, A. Ramirez, M. Horstmann, N. Kernevez, I. Cayrefourcq, F. Metral, M. Kennard, E. Guiot</i>	
Characterisation of CMOS Compatible Vertical MOSFETs with New Architectures through EKV Parameter Extraction and RF Measurement	148
<i>L. Tan, M. M. A. Hakim, S. Connor, A. Bousquet, W. Redman-White, P. Ashburn, S. Hall</i>	
Lateral Epitaxial Growth of Germanium on Silicon Oxide for MOSFET Application	N/A
<i>C. Renard, V. D. Cammilleri, V. Yam, F. Fossard, D. Bouchier, P. F. Fazzini, F. Houdellier, M. Hýtch</i>	
Underlap Channel UTBB MOSFETs for Low-Power Analog/RF Applications	152
<i>A. Kranti, S. Burignat, J.-P. Raskin, G. A. Armstrong</i>	
The Disposable Dot FET: A Strained Silicon Channel on Top of Removed SiGe	156
<i>J. Gerharz, G. Mussler, J. Moers, G. Rinke, St. Trellenkamp, D. Grützmacher</i>	
Integration of Laser-Annealed Junctions in a Low-Temperature High-k Metal-Gate MISFET	160
<i>Cleber Biasotto, Vladimir Jovanović, Viktor Gonda, Johan van der Cingel, Silvana Milosavljević, Lis K. Nanver</i>	
Discussion of Origins of High-density Trap States in SIMOX Wafers	164
<i>Yoshikata Nakajima, Takahiro Toda, Tatsuro Hanajiri, Toru Toyabe, Takuo Sugano</i>	
Impact of TiN Metal Gate Thickness and the HfSiO Nitridation on MuGFETs Electrical Performance	168
<i>M. Rodrigues, A. Mercha, E. Simoen, N. Collaert, C. Claeys, J. A. Martino</i>	
Peculiarities of Electrical Properties of Metal-Insulator-Semiconductor Capacitors Based on High-k Dielectric Stack Containing HfTiSiO:N and HfTiO:N Films	172
<i>V. Mikhelashvili, P. Thangadurai, W. D. Kaplan, G. Eisenstein</i>	
Impact of Sputter Deposited TaN and TiN Metal Gates on ZrO₂/Ge and ZrO₂/Si High-k Dielectric Gate Stacks	176
<i>C. Henkel, S. Abermann, O. Bethge, P. Klang, E. Bertagnolli</i>	
Detection of Strain Minimization in Hf-based Gate Dielectrics by X-ray Absorption and Non-Linear Optical Second Harmonic Generation Spectroscopy	180
<i>K Gundogdu, G Lucovsky, K-B Chung, J Kim, D Nordlund</i>	
Interfacial and Electrical Characterization of HfO₂ Gate Dielectric Film with a Blocking Layer of Al₂O₃	N/A
<i>Xinhong Cheng, Dawei He, Zhaorui Song, Yuehui Yu, Qing-Tai Zhao, DaShen Shen</i>	
Electrical Characteristics of Atomic Layer Deposited Aluminium Oxide and Lanthanum-Zirconium Oxide High-k Dielectric Stacks	184
<i>S. Abermann, C. Henkel, O. Bethge, E. Bertagnolli</i>	

A Scalable Architecture of Associative Processors Employing Nano Functional Devices	188
<i>Trong Tu Bui, Tadashi Shibata</i>	
A Parzen-Window Classifier Architecture for Massively-Integrated Nanoscale Resonant Devices.....	192
<i>Kyunghee Kang, Tadashi Shibata</i>	
NBTI Tolerant 4T Double-Gate SRAM Design.....	196
<i>Behzad Ebrahimi, Ali Afzali-Kusha</i>	
Using Charge Self-compensation Domino Full-adder with Multiple Supply and Dual Threshold Voltage in 45nm Technology.....	200
<i>Jinhui Wang, Wuchen Wu, Ligang Hou, Shuqin Geng, Wang Zhang, Xiaohong Peng, Na Gong</i>	
High-κ Ta₂O₅ Film for Resistive Switching Memory Application	204
<i>Y.-R. Tsai, K.-C. Liao, S. Maikap</i>	
A Nano-Functional-Device-Based Image Feature Extraction Circuitry With Current-Balancing Feedback	208
<i>Kazuma Yoshii, Tadashi Shibata</i>	
CMOS Sensor Array for Bi-Directional Communication with Electrically Active Cells	212
<i>U. Yegin, M. Schindler, S. Ingebrandt, S. Eick, S. K. Kim, C. S. Hwang, C. Schindler, J. Schubert, H. Schroeder, S. K. Kim, A. Offenhäuser</i>	
Power and Delay Estimation for Dynamic OR Gates with Header and Footer Transistor Based on Wavelet Neural Networks	216
<i>Jinhui Wang, Wuchen Wu, Zuo Lei, Ligang Hou, Xiaohong Peng, Daming Gao, Na Gong</i>	
Silicon Nanowire Pinch-off FET : Basic Operation and Analytical Model.....	220
<i>Bart Soree, Wim Magnus</i>	
Sample Variability and Time Stability in Scaled Silicon Nanowires	224
<i>M. Pierre, X. Jehl, R. Wacquez, M. Vinet, M. Sanquer, M. Belli, E. Prati, M. Fanciulli, J. Verduijn, G. C. Tettamanzi, G. P. Lansbergen, S. Rogge, M. Ruoff, M. Fleischer, D. Wharam, D. Kern,</i>	
Effective-mass Model of Surface Scattering in Locally Oxidized Si Nanowires.....	228
<i>P. Drouvelis, G. Fagas</i>	
MESFETs on H-terminated Polycrystalline Diamond.....	232
<i>P. Calvani, F. Sinisi, M. C. Rossi, G. Conte, E. Giovine, W. Ciccognani, E. Limiti</i>	
Modeling of Metal-Semiconductor Field-Effect-Transistor on H- Terminated Polycrystalline Diamond.....	236
<i>B. Pasciuto, W. Ciccognani, E. Limiti, P. Calvani, M. C. Rossi, G. Conte</i>	
Design Considerations for Undoped FinFETs Based on a 3D Compact Model for the Potential Barrier.....	240
<i>Alexander Kloes, Michaela Weidemann, Mike Schwarz, Thomas Holtij</i>	
Compact Modeling of Quantization Effects for Cylindrical Gate-All-Around MOSFETs	244
<i>Bastien Cousin, Olivier Rozeau, Marie-Anne Jaud, Jalal Jomaah</i>	
Simulation Assessment of Process Options for Advanced CMOS Devices	248
<i>C. Kampen, A. Burenkov, J. Lorenz, H. Ryssel</i>	
Valley Splitting in Thin Silicon Films from a Two-Band $k \cdot p$ Model.....	252
<i>V. Sverdlov, T. Windbacher, O. Baumgartner, F. Schanovsky, S. Selberherr</i>	
Investigation of the Vertical IMOS-Transistor by Device Simulation.....	256
<i>Rainer Kraus, Christoph Jungemann</i>	
The Device Elements for Monolithic Integrated SoC Based on the Local 3D SOI-structures	N/A
<i>A. O. Druzhynin, V. I. Holota, I. T. Kogut</i>	

Impact of Strain on the Performance of high-k/metal Replacement Gate MOSFETs	260
<i>Xingsheng Wang, Scott Roy, Asen Asenov</i>	
Quantum Compact Model for Ultra-Narrow Body FinFET	264
<i>Mingchun Tang, Fabien Prégaldiny, Christophe Lallement, Jean-Michel Sallese</i>	
Vth-Control Method in Double Gate Field Effect Transistor Domino Circuits	268
<i>Saeed Zeinolabedinzadeh, Behzad Ebrahimi, Ali Afzali-Kusha</i>	
Using Low-k Oxide for Reduction of Leakage Current in Double Gate Tunnel FET	272
<i>Mahdi Vadizadeh, Morteza Fathipour</i>	
A Novel Structure for Improvement the Ion/Ioff Ratio in Nano-Scale Double Gate Source-Heterojunction-MOS-Transistor	276
<i>Mahsa Tahermaram, Mahdi Vadizadeh, Morteza Fathipour</i>	
Analytical Modeling of Negative Bias Temperature Instability in Triple Gate MOSFETs	280
<i>Nayereh Ghobadi, Ali Afzali-Kusha, Ebrahim Asl-Soleimani</i>	
Modeling Effect of Negative Bias Temperature Instability on Potential Distribution and Degradation of Double-gate MOSFETs	284
<i>Nayereh Ghobadi, Ali Afzali-Kusha, Ebrahim Asl-Soleimani</i>	
Stable, Low Power and High Performance SRAM based on CNFET	288
<i>Mahdi Moradinasab, Morteza Fathipour</i>	
A Compact Physical Model for Subthreshold Current in Nanoscale FD/SOI MOSFETs	292
<i>Mahdi Moradinasab, Behzad Ebrahimi, Morteza Fathipour</i>	
Nanoscale Ultra Thin Body -Silicon-On-Insulator Field Effect Transistor with Step BOX: Selfheating and Short Channel Effects	296
<i>Hamdam G. Hanatian, Morteza Fathipour, Hamed Talebi</i>	
Suppression of DIBL in Deca-Nano SOI MOSFETs by Controlling Permittivity and Thickness of BOX Layers	300
<i>Shunpei Abe, Yoshiyasu Miyazawa, Yoshikata Nakajima, Tatsuro Hanajiri, Toru Toyabe, Takuo Sugano</i>	
Study of New Novel FinFET Device with Its Bodies been Connected	304
<i>Jyi-Tsong Lin, Po-Hsieh Lin, Yi-Chuen Eng</i>	
A Quantum Transport Approach to the Calculation of Gate Tunnelling Current in Nano-Scale FD SOI MOSFETs	308
<i>Fargol Hasani, Morteza Fathipour, Fatemeh Karimi</i>	
Improvement of Performance of Drain-Source-On-Insulator MOSFETs by using Heavily Doped-Si Region between Local BOX Regions	312
<i>T. Yamada, Y. Miyazawa, Y. Nakajima, T. Hanajiri, T. Toyabe, T. Sugano</i>	
An Efficient Threshold Voltage Model for Ultra Thin Body Double Gate/SOI MOSFETs	316
<i>Saeed Mohammadi, Ali Afzali-Kusha</i>	
Silicon Rich Oxide with Controlled Mean Size of Silicon Nanocrystals by Deposition in Multilayers	320
<i>E. Quiroga, W. Bensch, M. Aceves, Z. Yu, J. P. Savy, M. Haeckel, A. Lechner</i>	
Quantized Logic Switch Implementation Through a Superconducting Transformer	324
<i>C. Kerner, D. S. Golubović, B. Hackens, S. Poli, G. Rens, S. Faniel, W. Schoenmaker, V. Bayot, W. Magnus, H. Maes</i>	
A Surface Field Based Model for Ultra Thin Body Undoped Symmetric DG MOSFETs	328
<i>Saeed Mohammadi, Ali Afzali-Kusha</i>	

Author Index