

2009 IEEE Workshop on Microelectronics and Electron Devices (WMED)



**Boise Center on the Grove
Glen Conference Rooms**

April 3rd, 2009

Workshop Sponsors	
	
	
IEEE Electron Devices Society – Boise Chapter Boise State University, College of Engineering IEEE EDS Region 6 IEEE Boise Section Micron Foundation	

This workshop is receiving technical co-sponsorship support from the IEEE Electron Devices Society.

TABLE OF CONTENTS

TRACK 1: PROCESS TECHNOLOGY

EOT, Workfunction, and Vfb Roll-Off in HfO₂/Metal Gate Stacks	1
<i>Jaydeb Goswami and Allen McTeer</i>	
Low Pressure Chemical Vapor Deposition of Ultra-Thin, Pinhole-Free Amorphous Silicon Films	4
<i>Anish Khandekar, Jeff Hull and Sachin Joshi</i>	
Analysis and Optimization of Packaging Structures to Maximize the Thermal Performance of Multi-Finger GaInP/GaAs Collector-Up HBTs	8
<i>Hsien-Cheng Tseng and Jhin-Yuan Chen</i>	
Integration of IC Industry Feature Sizes with University Back-End-of-Line Post Processing: Example Using a Phase-Change Memory Test Chip	12
<i>Jennifer Regner, M. Balasubramanian, Beth Cook, Yingting Li, Hiwot Kassayebetre, Anshika Sharma, R. Jacob Baker and Kristy A. Campbell</i>	

TRACK 2: DEVICE TECHNOLOGY

Intrinsic Mechanism of Drain-Lag and Current Collapse in GaN-Based HEMTs	16
<i>W. D. Hu, X. S. Chen and W. Lu</i>	
3D Simulation Study of Cell-Cell Interference in Advanced NAND Flash Memory	19
<i>Haitao Liu, Steve Groothuis, Chandra Mouli, Jian Li, Krishna Parat and Tejas Krishnamohan</i>	
Design of a Novel Capacitorless DRAM Cell with Enhanced Retention Performance	22
<i>Peng-Fei Wang, Yi Gong, Shi-Jin Ding, David Wei Zhang and Shi-Li Zhang</i>	
Surface and Orientation Dependence on Performance of Trigated Silicon Nanowire pMOSFETs	26
<i>Saumitra Mehrotra, Abhijeet Paul, Mathieu Luisier and Gerhard Klimeck</i>	
Multi-Layer High-K Tunnel Barrier for a Voltage Scaled NAND-Type Flash Cell	30
<i>Nirmal Ramaswamy, Chun-Chen Yeh, Tejas Krishnamohan, Srivardhan Gowda, Noel Rocklein, Rhett Brewer, Thomas Graettinger and Kyu Min</i>	

TRACK 3: CIRCUITS FOR MEMORY DEVICES

A Self-Adaptive and PVT Insensitive Clock Distribution Network Design for High-Speed Memory Interfaces	33
<i>Feng Lin and Brent Keeth</i>	
W-2W Current Steering DAC for Programming Phase Change Memory	37
<i>Shantanu Gupta, Vishal Saxena, Kristy A. Campbell and R. Jacob Baker</i>	
Resistive Memory Sensing Using Delta-Sigma Modulation	41
<i>H. Rapole, A. Rajagiri, M. Balasubramanian, K. A. Campbell and R. J. Baker</i>	
Reference Voltage Generation for Single-Ended Memory Interfaces	45
<i>Timothy M. Hollis and Dragos Dimitriu</i>	

TRACK 4: CIRCUITS AND SYSTEMS

Flexfet Independently-Double-Gated CMOS for Dynamic Circuit Control	49
<i>Brian Meek and Dale G. Wilson</i>	
A Single-Slope Look-Ahead Ramp (SSLAR) ADC for Column Parallel CMOS Image Sensors	53
<i>Fan Z. Nelson, Mustafa N. Alam and Suat U. Ay</i>	
Design and Simulation of RF-CMOS Spiral Inductors for ISM Band RFID Reader Circuits	57
<i>M. J. Uddin, A. N. Nordin, M. I. Ibrahimy, M. B. I. Reaz, T. Z. A. Zulkifli and M. A. Hasan</i>	
A Current-Efficient, Low-Dropout Regulator with Improved Load Regulation	61
<i>Luis Gutiérrez, Elkim Roa and Hugo Hernández</i>	
A 5 GHz Digitally Controlled Synthesizer in 90 nm CMOS	65
<i>Bill J. Hamon, Saurabh Mandhanya and George S. La Rue</i>	
Author Index	