

# **2009 5th Southern Conference on Programmable Logic**

**(SPL)**

**Sao Carlos, Brazil  
1 – 3 April 2009**



**IEEE Catalog Number: CFP0921B-PRT  
ISBN: 978-1-4244-3847-1**

# TABLE OF CONTENTS

## SESSION W1: RECONFIGURATION AND CAD

Experiences applying OVM 2.0 to an 8B/10B RTL design .....	1
<i>Oswaldo Cadenas, Elías Todorovich</i>	
University of Reading, U.K., Universidad Autónoma de Madrid, Spain	
T-NDPack: Timing-Driven Non-Uniform Depopulation Based Clustering .....	9
<i>Hanyu Liu, Ali Akoglu</i>	
Department of ECE / University of Arizona, U.S.A.	
PAM Map: An Architecture-Independent Logic Block Mapping Algorithm for SRAM-based FPGAs .....	15
<i>Yun Shao, Jinmei Lai</i>	
ASIC & System State Key Lab / Fudan University, China	

## SESSION F2: VISION AND VIDEO

Automatic VHDL generation for solving rotation and scale invariant template matching in FPGA ....	21
<i>Henrique P. A. Nobre, Hae Yong Kim</i>	
Escola Politécnica / Universidade de São Paulo, Brazil	
A General Image Processing Architecture for FPGA .....	27
<i>Fábio Cappabianco, Guido Araujo, Rodolfo Azevedo, Alexandre Falcão</i>	
LSC and LIV/Institute of Computing, University of Campinas, Brazil	
FPGA/Soft-processor based real-time object tracking system .....	33
<i>Usman Ali, Muhammad Bilal Malik, Khalid Munawar</i>	
Department of Electrical Engineering / National University of Sciences & Technology, Pakistan	
Hardware accelerated aerial image simulation by FPGA .....	39
<i>Hani Jamleh, Charlie Chung-Ping Chen</i>	
National Taiwan University, Taiwan, R.O.C.	

## SESSION W3: SOC/NOC ARCHITECTURES, DSPs

SCBXP: An efficient hardware-based XML parsing technique .....	45
<i>Fadi El-Hassan, Dan Ionescu</i>	
School of Information Technology and Engineering / University of Ottawa, Canada	

CUBE: A 512-FPGA cluster .....	51
<i>Oskar Mencer, Kuen Hung Tsoi, Stephen Craimer, Timothy Todman, Wayne Luk, Ming Yee Wong, Philip Heng Wai Leong</i>	
Imperial College London, U.K., The Chinese University of Hong Kong, China	
Systolic array implementations for real time enhancement of remote sensing imaging .....	59
<i>Alejandro Castillo Atoche, Jaime Ortegon Aguilar, Javier Vazquez Castillo</i>	
Autonomous University of Yucatan, University of Quintana Roo, Mexico	
Flexible communication support for dynamically reconfigurable FPGAs .....	65
<i>Ludovic Devaux, Daniel Chillet, Sebastien Pillement, Didier Demigny</i>	
CAIRN / IRISA, France	

## **SESSION T1: TEST AND VERIFICATION AND PHYSICAL DESIGN**

Parameterized Hardware Design on Reconfigurable Computers: An Image Registration Case Study .....	71
<i>Miaoqing Huang, Olivier Serres, Tarek El-Ghazawi, Greg Newby</i>	
The George Washington University, University of Alaska, U.S.A.	
Power characterisation for the fabric in fine-grain reconfigurable architecture .....	77
<i>Tobias Becker, Peter Jamieson, Wayne Luk, Peter Y. K. Cheung, Tero Rissa</i>	
Imperial College London, U.K., Nokia Devices R&D, Finland	
A Population Coding Hardware Architecture for Spiking Neural Networks .....	83
<i>Marco Aurelio Nuno-Maganda, Miguel Arias-Estrada, Cesar Torres-Huitzil, Bernard Girau</i>	
National Institute for Astrophysics Optics and Electronics, Polytechnic University of Victoria, Mexico, LORIA-INRIA Grand Est Campus Scientifique, France	
FuSE - A Hardware Accelerated HDL Fault Injection Tool .....	89
<i>Marcus Jeitler, Martin Delvai, Stefan Reichör</i>	
Vienna University of Technology, Gleichmann Electronics Research, Austria	

## **SESSION T2: COMPUTER ARITHMETIC**

Reconfigurable Acceleration of 3D Image registration .....	95
<i>Kuen Hung Tsoi, Daniel Rueckert, Chun Hok Ho, Wayne Luk</i>	
Department of Computing / Imperial College London, UK	
Decimal Addition in FPGA .....	101
<i>Gery Bioul, Gustavo Sutter, Martín Vazquez, Jean-Pierre Deschamps</i>	
FASTA University, Argentina, Universidad Autónoma de Madrid, Spain, UNCPBA University, Argentina, Rovira i Virgili University, Spain	

Concurrent calculations on reconfigurable logic devices applied to the analysis of video images.....109  
*Sergio Geninatti, Manuel Hernández Calviño, José Ignacio Benavides Benítez, Nicolás Guil Mata*  
Universidad Nacional de Rosario, Argentina, Universidad de La Habana, Cuba, Universidad de Córdoba, Spain, Universidad de Málaga, Spain

Fast Radix 2<sup>k</sup> Dividers for FPGAs .....115  
*Gustavo Sutter, Jean-Pierre Deschamps*  
Universidad Autonoma de Madrid, Universitat Rovira i Virgili, Spain

## **SESSION W2: HARDWARE SOFTWARE CODESIGN AND IP CORES**

FPGA Accelerator for Protein Structure Prediction Algorithms .....123  
*Advait Jain, Pulkit Gambhir, Priyanka Jindal, M Balakrishnan, Kolin Paul*  
Department of Computer Science and Engineering / Indian Institute of Technology, India

Optimising multi-loop programs for heterogeneous computing systems .....129  
*Yuet Ming Lam, Jose Gabriel F. Coutinho, Wayne Luk, Philip Heng Wai Leong*  
Imperial College London, U.K., The Chinese University of Hong Kong, China

Comparing RTL and High-Level Synthesis Methodologies in the Design of a Theora  
Video Decoder IP Core .....135  
*Leonardo Piga, Sandro Rigo*  
Institute of Computing / University of Campinas, Brazil

Design Space Exploration of PRESENT Implementations for FPGAs .....141  
*Mohamad Sbeiti, Michael Silbermann, Axel Poschmann, Christof Paar*  
Horst Goertz Institute for IT Security / Ruhr University Bochum, Germany

## **SESSION F1: EMBEDDED PROCESSORS**

Real-time particle image velocimetry based on FPGA technology .....147  
*José M. Iriarte Muñoz, Damián Dellavale, Maximiliano O. Sonnaillon, Fabián J. Bonetto*  
Instituto Balseiro / CAB - CNEA – UNCu, Argentina

Hardware/software co-design using artificial neural network and evolutionary computing .....153  
*Mauricio Acconcia Dias, Wilian Soares Lacerda*  
Computer Science Department, Federal University of Lavras, Brazil

Rapid design space visualization through hardware/software partitioning .....159  
*Simon A. Spacey, Wayne Luk, Paul H.J. Kelly, Daniel Kuhn*  
Department of Computing, Imperial College London, U.K.

## SHORT PAPER SESSION

- Performance analysis of double digit decimal multiplier of various FPGA logic families .....165  
*Rekha K. James, K. Poulouse Jacob, Sreela Sasi*  
Cochin University of Science and Technology, India, Gannon University, U.S.A.
- Mitigating and Tolerating SEU Effects in Switch Modules of SRAM-based FPGAs .....171  
*Alireza Rohani, Hamid Reza Zarandi*  
Amirkabir University of Technology, Iran
- SCAR-FPGA: A novel side-channel attack resistant FPGA .....177  
*Ali Mokari, Behnam Ghavami, Hossein Pedram*  
Amirkabir University of Technology, Iran
- Digital circuit evolution for scalability .....183  
*Xiaoxuan She*  
State Key Laboratory of ASIC & System / Fudan University, China
- Reconfigurable architecture for binay images invariant moments extraction .....189  
*Guilherme H. R. Jorge , Valentin O. Roda, Juan Pablo Oliver, Julio Perez Acle, Sebastian Fernández*  
Universidade de São Paulo, Brazil, Universidad de la Republica, Uruguay
- Dedicated system configurable via internet embedded communication manager module .....193  
*María I. Schiavon, Daniel Crepaldo, Raúl Lisandro Martín, Carlos Varela*  
Laboratorio de Microelectrónica / Universidad Nacional de Rosario, Argentina
- Test bench linux-based platform for power quality experiments .....199  
*Ivan Llopard, Ricardo Cayssials, Edgardo Ferro, O. Alimenti*  
Universidad Nacional del Sur, CONICET, Argentina
- Flexible Configuration of Multi-Chip System using Actel FPGAs .....203  
*Guillermo Guichal, Gaston Rodriguez, Mauro Koenig*  
UTN, Facultad Regional Bahia Blanca, Emtec, Argentina
- Chopper-controlled PMDC motor driver using VHDL code .....209  
*Marcelo F. Castoldi, Gabriel R.C. Dias, Manoel Luis de Aguiar, Valentin Obac Roda*  
Department of Electrical Engineering / University of São Paulo, Brazil
- Chipflow – a dynamic data flow machine using dynamic reconfigurable hardware .....213  
*Jorge Luis e Silva, Joelmir J. Lopes, Valentin Obac Roda, Kelton Pontara da. Costa*  
University of São Paulo, Brazil
- Reducing reconfiguration times of FPGA-based systems using multi-level reconfiguration .....217  
*Alexandre M. Amaral, Carlos A.P.S. Martins, Fernanda L.G. Kastensmidt*  
Pontifical Catholic University of Minas Gerais, Federal University of Rio Grande do Sul, Brazil

Design of asynchronous MSP 430 microprocessor using Balsa back-end retargeting .....223  
*Sanghoon Kwak, Hyung-Woo Lee, Yousaf Zafar, Myeong-Hoon Oh, Dongsoo Har*  
Department of Information and Communication / GIST, Rohde&Schwarz, Sever Platform Team /  
ETRI, Korea

AUTHORS INDEX