


ISPASS 2009

IEEE INTERNATIONAL SYMPOSIUM
ON PERFORMANCE ANALYSIS OF
SYSTEMS AND SOFTWARE



www.ispass.org

April 26-28, 2009
Boston, MA, USA



Sponsored by the IEEE Computer Society

Table of Contents

Differentiating the Roles of IR Measurement and Simulation for Power and Temperature-Aware Design	1
<i>Wei Huang, Kevin Skadron, Sudhanva Gurumurthi, Robert J. Ribando, Mircea R. Stan</i>	
User- and Process-Driven Dynamic Voltage and Frequency Scaling	11
<i>Bin Lin, Arindam Mallik, Peter Dinda, Gokhan Memik, Robert Dick</i>	
Accuracy of Performance Counter Measurements	23
<i>Dmitrijs Zaparanuks, Milan Jovic, Matthias Hauswirth</i>	
GARNET: A Detailed On-Chip Network Model inside a Full-System Simulator	33
<i>Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, Niraj K. Jha</i>	
Cetra: A Trace and Analysis Framework for the Evaluation of Cell BE Systems	43
<i>Julio Merino, Lluc Alvarez, Marisa Gil, Nacho Navarro</i>	
Zesto: A Cycle-Level Simulator for Highly Detailed Microarchitecture Exploration	53
<i>Gabriel H. Loh, Samantika Subramaniam, Yuejian Xie</i>	
Lonestar: A Suite of Parallel Irregular Programs	65
<i>Milind Kulkarni, Martin Burtscher, Calin Cascaval, Keshav Pingali</i>	
Exploring Speculative Parallelism in SPEC2006	77
<i>Venkatesan Packirisamy, Antonia Zhai, Wei-Chung Hsu, Pen-Chung Yew and Tin-Fook Ngai</i>	
Machine Learning Based Online Performance Prediction for Runtime Parallelization and Task Scheduling	89
<i>Jiangtian Li, Xiaosong Ma, Karan Singh, Martin Schulz, Bronis R. de Supinski, Sally A. McKee</i>	
WARP: Enabling Fast CPU Scheduler Development and Evaluation	101
<i>Haoqiang Zheng, Jason Nieh</i>	
CMPSchedSim: Evaluating OS/CMP Interaction On Shared Cache Management	113
<i>Jaideep Moses, Konstantinos Aisopos, Amer Jaleel, Ravi Iyer, Ramesh Illikkal, Don Newell, Srihari Makineni</i>	
Understanding the Cost of Thread Migration for Multi-Threaded Java Applications Running on a Multicore Platform	123
<i>Qiming Teng, Peter F. Sweeney, Evelyn Duesterwald</i>	
The Data-centricity of Web 2.0 Workloads and its Impact on Server Performance	133
<i>Moriyoshi Ohara, Priya Nagpurkar, Yohei Ueda, Kazuaki Ishizaki</i>	
Characterizing and Optimizing the Memory Footprint of De Novo Short Read DNA Sequence Assembly	143
<i>Jeffrey J. Cook, Craig Zilles</i>	
An Analytic Model of Optimistic Software Transactional Memory	153
<i>Armin Heindl, Gilles Pokam, Ali-Reza Adl-Tabatabai</i>	
Analyzing CUDA Workloads Using a Detailed GPU Simulator	163
<i>Ali Bakhoda, George L. Yuan, Wilson W. L. Fung, Henry Wong, Tor M. Aamodt</i>	
Evaluating GPUs for Network Packet Signature Matching	175
<i>Randy Smith, Neelam Goyal, Justin Ormont, Karthikeyan Sankaralingam, Cristian Estan</i>	
Online compression of cache-filtered address traces	185
<i>Pierre Michaud</i>	
Analysis of the TRIPS Prototype Block Predictor	195
<i>Nitya Ranganathan, Doug Burger, Stephen W. Keckler</i>	
Experiment Flows and Microbenchmarks for Reverse Engineering of Branch Predictor Structures	207
<i>Vladimir Uzelac, Aleksandar Milenkovic</i>	
Analyzing the Impact of On-chip Network Traffic on Program Phases for CMPs	218
<i>Yu Zhang, Berkin Ozisikyilmaz, Gokhan Memik, John Kim, Alok Choudhary</i>	

Table of Contents

SuiteSpecks and SuiteSpots: A Methodology for the Automatic Conversion of Benchmarking Programs into Intrinsically Checkpointed Assembly Code 227
Jeff Ringenberg, Trevor Mudge

Accurately Approximating Superscalar Processor Performance from Traces 238
Kiyeon Lee, Shayne Evans, Sangyeun Cho

QUICK: A Flexible Full-System Functional Model..... 249

Author Index