

2009 IEEE International Solid-State Circuits Conference (ISSCC)

**San Francisco, California
8 – 12 February 2009**

Technical Digest



IEEE Catalog Number: CFP09ISS-PRT
ISBN: 978-1-4244-3458-9

TABLE OF CONTENTS

SESSION 1

Overview: Plenary Session	1
<i>T. Tredwell, W. Bowhill</i>	
Leaner and Greener: Adapting to a Changing Climate of Innovation	3
<i>R. Penning de Vries, W. Redman-White, R. Roovers, L. Warmerdam, T. Letavic</i>	
Adaptive Circuits for the 0.5-V Nanoscale CMOS Era	9
<i>K. Itoh</i>	
ISSCC Awards	16
The New Era of Scaling in an SoC World	18
<i>M. Bohr</i>	
Kids Today! Engineers Tomorrow?	24
<i>J. Cohn</i>	

SESSION 2

Overview: Imagers	31
<i>J. Bosiers, M. Ikeda</i>	
A 4-Side Tileable Back Illuminated 3D-Integrated Mpixel CMOS Image Sensor	33
<i>V. Suntharalingam, R. Berger, S. Clark, J. Knecht, A. Messier, K. Newcomb, D. Rathman, R. Slattery, A. Soares, C. Stevenson, K. Warner, D. Young, L. P. Ang, B. Mansoorian, D. Shaver</i>	
A Gamma, X-ray and High Energy Proton Radiation-Tolerant CIS for Space Applications	36
<i>L. Carrara, C. Niclass, N. Scheidegger, H. Shea, E. Charbon</i>	
A 4-Channel 20-to300 Mpixel/s Analog Front-End with Sampled Thermal Noise Below kT/C for Digital SLR Cameras	39
<i>R. Kapusta, H. Shinozaki, E. Ibaragi, K. Ni, R. Wang, M. Sayuk, L. Singer, K. Nakamura</i>	
A 1/2.5-inch 8Mpixel CMOS Image Sensor with a Staggered Shared-Pixel Architecture and an FD-Boost Operation	42
<i>N. Tanaka, J. Naruse, A. Mori, R. Okamoto, H. Yamashita, M. Monoi</i>	
An SoC Combining a 132dB QVGA Pixel Array and a 32b DSP/MCU Processor for Vision Applications	45
<i>P. F. Ruedi, P. Heim, S. Gyger, F. Kaess, C. Arm, R. Caseiro, J. L. Nagel, S. Todeschini</i>	
A Charge-Multiplication CMOS Image Sensor Suitable for Low-Light-Level Imaging	48
<i>R. Shimizu, M. Arimoto, H. nakashima, K. Misawa, K. Suzuki, T. Ohno, Y. Nose, K. Watanabe, T. Ohyama, K. Tani</i>	
A Dual-Conversion-Gain Video Sensor with Dewarping and Overlay on a Single Chip	51
<i>A. Huggett, C. Silsby, S. Cami, J. Beck</i>	

SESSION 3

Overview: Microprocessor Technologies	54
<i>S. Leon, F. Campi</i>	

A 45nm 8-Core Enterprise Xeon® Processor	56
<i>S. Rusu, S. Tam, H. Muljono, J. Stinson, D. Ayers, J. Chang, R. Varada, M. Ratta, S. Kottapalli</i>	
A Family of 45nm IA Processors	58
<i>R. Kumar, G. Hinton</i>	
A Chip-Stacked Memory for On-Chip SRAM-Rich SoCs and Processors	60
<i>H. Saito, M. Nakajima, T. Okamoto, Y. Yamada, A. Ohuchi, N. Iguchi, T. Sakamoto, K. Yamaguchi, M. Mizuno</i>	
Dynamic Frequency-Switching Clock System on A Quad-Core Itanium® Processor	63
<i>A. Allen, J. Desai, F. Verdico, F. Anderson, D. Mulvihill, D. Krueger</i>	
Secure AES Engine with A Local Switched-Capacitor Current Equalizer	66
<i>C. Tokunaga, D. Blaauw</i>	
A 4Gb/s/ch 356fJ/b 10mm Equalized On-chip Interconnect with Nonlinear Charge-Injecting Transmit Filter and Transimpedance Receiver in 90nm CMOS	69
<i>B. Kim, V. Stojanovic</i>	
Dual-DLL-Based CMOS All-Digital Temperature Sensor for Microprocessor Thermal Monitoring	72
<i>K. Woo, S. Meninger, T. Xanthopoulos, E. Crain, D. Ha, D. Ham</i>	
Over One Million TPCC with a 45nm 6-Core Xeon® CPU	75
<i>R. Kuppuswamy, S. R. Sawant, S. Balasubramanian, P. Kaushik, N. Natarajan, J. D. Gilbert</i>	

SESSION 4

Overview: High-Speed Data Converters	78
<i>B. Murmann, D. Draxelmayr</i>	
A 12b 2.9GS/s DAC with IM3 <-60dBc Beyond 1GHz in 65nm CMOS	80
<i>C. H. Lin, F. van der Goes, J. Westra, J. Mulder, Y. Lin, E. Arslan, E. Ayranci, X. Liu, K. Bult</i>	
A 1.1V 50mW 2.5GS/s 7b Time-Interleaved C-2C SAR ADC in 45nm LP Digital CMOS	83
<i>E. Alpman, H. Lakdawala, L. R. Carley, K. Soumyanath</i>	
A 1.8V 1.0GS/s 10b Self-Calibrating Unified-Folding- Interpolating ADC with 9.1 ENOB at Nyquist Frequency	86
<i>R. C. Taft, P. A. Francese, M. R. Tursi, O. Hidri, A. MacKenzie, T. Hoehn, P. Schmitz, H. Werker, A. Glenn</i>	
A 5b 800MS/s 2mW Asynchronous Binary-Search ADC in 65nm CMOS	89
<i>Y. Z. Lin, S. J. Chang, Y. T. Liu, C. C. Liu, G. Y. Huang</i>	
A 600MS/s 30mW 0.13µm CMOS ADC Array Achieving Over 60dB SFDR with Adaptive Digital Equalization	92
<i>W. Liu, Y. Chang, S. K. Hsien, B. W. Chen, Y. P. Lee, W. T. Chen, T. Y. Yang, G. K. Ma, Y. Chiu</i>	
A 10b 500MHz 55mW CMOS ADC	95
<i>A. Verma, B. Razavi</i>	
A 16b 125MS/s 385mW 78.7dB SNR CMOS Pipeline ADC	98
<i>S. Devarajan, L. Singer, D. Kelly, S. Decker, A. Kamath, P. Wilkins</i>	

SESSION 5

Overview: Potpourri: PLL, Optical, DSL	101
<i>L. DeVito, M. Moyal</i>	

A 7.1mW 10GHz All-Digital Frequency Synthesizer with Dynamically Reconfigurable Digital Loop Filter in 90nm CMOS	103
<i>S. Y. Yang, W. Z. Chen</i>	
Subharmonically Injection-Locked PLLs for Ultra-Low-Noise Clock Generation	106
<i>J. Lee, H. Wang, W. T. Chen, Y. P. Lee</i>	
Bang-Bang Digital PLLs at 11 and 20GHz with sub-200fs Integrated Jitter for High-Speed Serial Communication Applications	109
<i>A. Rylyakov, J. Tierno, H. Ainspan, J. O. Plouchart, J. Bulzacchelli, Z. Toprak Deniz, D. Friedman</i>	
0.9mW 7GHz and 1.6mW 60GHz Frequency Dividers with Locking-Range Enhancement in .013μm CMOS	112
<i>S. Rong, A. W. L. Ng, H. C. Luong</i>	
A 5.4mW 0.0035mm² 0.48ps_{rms}-Jitter 0.8-to-5GHz Non-PLL/DLL All-Digital Phase Generator/Rotator in 45nm SOI CMOS	114
<i>K. H. Kim, D. M. Dreps, F. D. Ferraiolo, P. W. Coteus, S. Kim, S. V. Rylov, D. J. Friedman</i>	
A 14mW 5Gb/s CMOS TIA with Gain-Reuse Regulated Cascode Compensation for Parallel Optical Interconnects	117
<i>S. Goswami, J. Silver, T. Copani, W. Chen, H. J. Barnaby B. Vermeire, S. Kiaei</i>	
A 4Gb/s Current-Mode Optical Transceiver in 0.18μm CMOS	120
<i>J. S. Yun, M. Seo, B. Choi, J. Han, Y. Eo, S. M. Park</i>	
Jitter-Reduction and Pulse-Width-Distortion Compensation Circuits for a 10Gb/s Burst-Mode CDR Circuit	122
<i>J. Terada, Y. Ohtomo, K. Nishimura, H. Katsurai, S. Kimura, N. Yoshimoto</i>	
CMOS Optical 4-PAM VCSEL Driver with Modal-Dispersion Equalizer for 10Gb/s 500m MMF Transmission	125
<i>D. Watanabe, A. Ono, T. Okayasu</i>	
A VDSL2 CPE AFE in 0.15μm CMOS with Integrated Line Driver	128
<i>G. Cersura, A. Bosi, F. Rezzi, R. Castello, J. Chan, S. Wong, C. F. Yung, O. Carnu, T. Cho</i>	

SESSION 6

Overview: Cellular and Tuner	131
<i>G. Chien, A. Parssinen</i>	
An Integrated Closed-Loop Polar Transmitter with Saturation Prevention and Low-IF Receiver for Quad-Band GPRS/EDGE	133
<i>R. Pulella; S. Tadjpour; D. Roxenblit; W. Domino; T. Obkircher; M. El Said; B. Ramachandran; T. Sowlati; D. Agahi; W. Chen; D. A. Badillo; M. Kahrizi; J. Komaili; S. Wloczynski; U. Seckin; Y. Y. Choi; H. Akyol; M. Vadkerti; A. Mahjoob; H. Firouzkouhi, D. Shum, R. Suhanthan, N. Vakilian, T. Valencia, C. Dantec, A. Paff, M. Ahoie</i>	
A SAW-Less Multiband WEDGE Receiver	136
<i>O. Gaborieau, S. Mattisson, N. Klemmer, B. Fahs, F. T. Braz, R. Gudmundsson, T. Mattsson, C. Lascaux, C. Trichereau, W. Suter, E. Westesson, A. Nydahl</i>	
Single-Chip Multiband WCDMA/HSDPA/HSUPA/EGPRS Transceiver with Diversity Receiver and 3G DigRF Interface Without SAW Filters in Transmitter / 3G Receiver Paths	139
<i>T. Sowlati; B. Agarwal; J. Cho; T. Obkircher; M. El Said; J. Vasa; B. Ramachandran; M. Kahrizi; E. Dagher; W. H. Chen; M. Vadkerti; G. Taskov; U. Seckin; H. Firouzkouhi; B. Saeidi; H. Akyol; Y. Choi; A. Mahjoob; S. D'Souza; C. Y. Hsieh, D. Guss, D. Shum, D. Badillo, I. Ron, D. Ching, F. Shi, Y. He, J. Komaili, A. Loke, R. Pulella, E. Pehlivanoglu, H. Zarei, S. Tadjpour, D. Agahi, D. Rozenblit, W. Domino, G. Williams, N. Damavandi, S. Wloczynski, S. Rajendra, A. Paff, T. Valencia</i>	

Single-Chip RF CMOS UMTS/EGSM Transceiver with Integrated Receive Diversity and GPS	142
<i>A. Hadjichristos, M. Cassia, H. Kim, C. H. Park, K. Wang, W. Zhuo, B. Ahrari, R. Brockenbrough, J. Chen, C. Donovan, R. Jonnalagedda, J. Kim, J. Ko, H. Lee, E. Lei, T. Nguyen, T. Pan, S. Sridhara, W. Su, H. Yan, J. Yang, C. Conroy, C. Persico, K. Sahota, B. Kim</i>	
A 45nm Low-Power SAW-less WCDMA Transmit Modulator Using Direct Quadrature Voltage Modulation	145
<i>X. He, J. Van Sinderen</i>	
An Embedded 65nm CMOS Low-IF 48MHz-to-1GHz Dual Tuner for DOCSIS 3.0	148
<i>F. Gatta, R. Gomez, Y. Shin, T. Hayashi, H. Zou, J. Y. C. Chang, L. Dauphinee, J. Xiao, D. S. H. Chang, T. H. Chih, M. Brandolini, D. Koh, B. J. J. Hung, T. Wu, M. Introini, G. Cusmai, L. Tan, B. Currivan, L. He, P. Cangiane, P. Vorenkamp</i>	
A 1.2V 67mW 4mm² Mobile ISDB-T Tuner in 0.13μm CMOS	151
<i>Y. T. Huang, C. M. Yang, S. C. Huang, H. L. Pan, T. C. Hung</i>	

SESSION 7

Overview: DRAM	154
<i>K. Kajigaya, H. Hoenigsmid</i>	
1.2V 1.6Gb/s 56nm 6F2 4Gb DDR3 SDRAM with Hybrid-I/O Sense Amplifier and Segmented Sub-Array Architecture	156
<i>Y. Moon, Y. H. Cho, H. B. Lee, B. H. Jeong, S. H. Hyun, B. C. Kim, I. C. Jeong, S. Y. Seo, J. H. Shin, S. W. Choi, H. S. Song, J. H. Choi, K. H. Kyung, Y. H. Jun, K. Kim</i>	
8Gb 3D DDR3 DRAM Using Through-Silicon-Via Technology	159
<i>U. Kang, H. J. Chung, S. Heo, S. H. Ahn, H. Lee, S. H. Cha, J. Ahn, D. Kwon, J. H. Kim, J. W. Lee, H. S. Joo, W. S. Kim, H. K. Kim, E. M. Lee, S. R. Kim, K. H. Ma, D. H. Jang, N. S. Kim, M. S. Choi, S. J. Oh, J. B. Lee, T. K. Jung, J. H. Yoo, C. Kim</i>	
A 1.35V 4.3GB/s 1Gb LPDDR2 DRAM with Controllable Repeater and On-the-Fly Power-Cut Scheme for Low-Power and High-Speed Mobile Application	162
<i>B. H. Jeong, J. Lee, Y. J. Lee, T. J. Kang, J. H. Lee, D. H. Hong, J. H. Kim, E. R. Lee, M. C. Kim, K. H. Lee, S. I. Park, J. H. Son, S. K. Lee, S. N. Yoo, S. M. Kim, T. W. Kwon, J. H. Ahn, Y. T. Kim</i>	
75nm 7Gb/s/pin 1Gb GDDR5 Graphics Memory Device with Bandwidth-Improvement Techniques	164
<i>R. Kho, D. Boursin, M. Brox, P. Gregorius, H. Hoenigsmid, B. Kho, S. Kieser, D. Kehrer, M. Kuzmenka, U. Moeller, P. Petkov, M. Plan, M. Richter, I. Russell, K. Schiller, R. Schneider, K. Swaminathan, B. Weber, J. Weber, I. Bormann, F. Funfrock, M. Gjukic, W. Spirkl, H. Steffens, J. Weller, T. Hein</i>	
Single-Ended Transceiver Design Techniques for 5.33Gb/s Graphics Applications	167
<i>H. Partovi, K. Gopalakrishnan, L. Ravezzi, R. Homer, O. Schumacher, R. Unterricker, W. Kederer</i>	
A 6Gb/s/pin Pseudo-Differential Signaling Using Common-Mode Noise Rejection Techniques Without Reference Signal for DRAM Interfaces	170
<i>K. S. Ha, L. S. Kim, S. J. Bae, K. I. Park, J. S. Choi, Y. H. Jun, K. Kim</i>	
A 1.6V 3.3Gb/s GDDR3 DRAM with Dual-Mode Phase- and Delay-Locked Loop Using Power-Noise Management with Unregulated Power Supply in 54nm CMOS	173
<i>H. W. Lee, W. J. Yun, Y. K. Choi, H. H. Choi, J. J. Lee, K. H. Kim, S. D. Kang, J. Y. Yang, J. S. Kang, H. O. Lee, K. U. Lee, S. Sim, Y. J. Kim, W. J. Choi, K. S. Song, S. H. Shin, H. W. Moon, S. W. Kwack, J. W. Lee, N. K. Park, K. W. Kim, Y. J. Choi, J. H. Ahn, B. T. Chung</i>	

Low-V_t Small-Offset Gated Preamplifier for Sub-1V Gigabit DRAM Arrays	176
<i>S. Akiyama, T. Sekiguchi, R. Takemura, A. Kotabe, K. Itoh</i>	

SESSION 8

Overview: Multimedia Processors	179
<i>F. Arakawa, T. Tomazin</i>	
An Ultra-Low-Energy/Frame Multi-Standard JPEG Co-Processor in 65nm CMOS with Sub/Near-Threshold Power Supply	181
<i>Y. Pu, J. Pineda de Gyvez, H. Corporaal, Y. Ha</i>	
A Versatile Recognition Processor Employing Haar-Like Feature and Cascaded Classifier	184
<i>Y. Hanai, Y. Hori, J. Nishimura, T. Kuroda</i>	
A 201.4GOPS 496mW Real-Time Multi-Object Recognition Processor with Bio-Inspired Neural Perception Engine	187
<i>J. Y. Kim, M. Kim, S. Lee, J. Oh, K. Kim, S. Oh, J. H. Woo, D. Kim, H. J. Yoo</i>	
A Multi-Format Blu-ray Player SoC in 90nm CMOS	190
<i>C. C. Ju, T. M. Liu, C. C. Yang, S. H. Lin, K. P. Lan, C. H. Wu, T. H. Wei, C. C. Lien, J. Y. Wu, C. H. Hsiao, T. W. Chen, Y. L. Chu, G. Y. Lin, Y. C. Chang, K. S. Lin, C. M. Wang, H. M. Lin, C. Y. Cheng, C. C. Chen, C. H. Lin, Y. T. Lin, S. M. Lee, Y. C. Yang, Y. L. Cheng, C. C. Lee, M. S. Lai, W. H. Wu, T. Hu, C. W. Tseng, C. Y. Hsiao, W. L. Lee, B. J. Chen, P. C. Chiu, S. P. Chen, K. H. Li, K. H. Chao, C. M. Chen, C. C. Hsiao, J. Ju, W. H. Huang, C. H. Wang, H. S. Li, E. Su, J. Chen</i>	
A 212MPixels/s 4096×2160p Multiview Video Encoder Chip for 3D/Quad HDTV Applications	193
<i>L. F. Ding, W. Y. Chen, P. K. Tsung, T. D. Chuang, H. K. Chiu, Y. H. Chen, P. H. Hsiao, S. Y. Chien, T. C. Chen, P. C. Lin, C. Y. Chang, L. G. Chen</i>	
A 45nm Single-Chip Application-and-Baseband Processor Using an Intermittent Operation Technique	196
<i>M. Shirasaki, Y. Miyazaki, M. Hoshaku, H. Yamamoto, S. Ogawa, T. Arimura, H. Hirai, Y. Iizuka, T. Sekibe, Y. Nishida, T. Ishioka, J. Michiyama</i>	
A 342mW Mobile Application Processor with Full-HD Multi-Standard Video Codec	199
<i>K. Iwata, T. Irita, S. Mochizuki, H. Ueda, M. Ehama, M. Kimura, J. Takemura, K. Matsumoto, E. Yamamoto, T. Teranuma, K. Takakubo, H. Watanabe, S. Yoshioka, T. Hattori</i>	

SESSION 9

Overview: Data Converter Techniques	202
<i>B. Boser, A. Buchwald</i>	
A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction	204
<i>A. Panigada, I. Galton</i>	
A 50MS/s 9.9mW Pipelined ADC with 58dB SNDR in 0.18μm CMOS Using Capacitive Charge-Pumps	207
<i>I. Ahmed, J. Mulder, D. A. Johns</i>	
A 12b 50MS/s Fully Differential Zero-Crossing-Based ADC Without CMFB	210
<i>L. Brooks, H. S. Lee</i>	
A 9b 14μW 0.06mm² PPM ADC in 90nm Digital CMOS	213
<i>S. Naraghi, M. Courcy, M. P. Flynn</i>	

A 0.13μm CMOS 78dB SNDR 87mW 20MHz BW CT $\Delta\Sigma$ ADC with VCO-Based Integrator and Quantizer	216
<i>M. Park, M. Perrott</i>	
A 1.2V 2MHz BW 0.084mm² CT $\Delta\Sigma$ ADC with -97.7dBc THD and 80dB DR Using Low-latency DEM	219
<i>S. J. Huang, Y. Y. Lin</i>	
A 20MHz BW 68dB DR CT $\Delta\Sigma$ ADC Based on a Multi-Bit Time-Domain Quantizer and Feedback Element	222
<i>V. Dhanasekaran, M. Gambhir, M. M. Elsayed, E. Sanchez-Sinencio, J. Silva-Martinez, C. Mishra, L. Chen, E. Pankratz</i>	
A Multirate 3.4-to-6.8mW 85-to-66dB DR GSM/Bluetooth/UMTS Cascade DT $\Delta\Sigma$ M in 90nm Digital CMOS	225
<i>L. Bos, G. Vandersteen, J. Rychaert, P. Rombouts, Y. Rolain, G. Van der Plas</i>	

SESSION 10

Overview: Multi-Gb/s Serial Links and Building Blocks	228
<i>H. Pan, D. Friedman</i>	
A Scalable 3.6-to-5.2mW 5-to-10Gb/s 4-Tap DFE in 32nm CMOS	230
<i>L. Chen, X. Zhang, F. Spagna</i>	
A 10Gb/s Compact Low-Power Serial I/O with DFE-IIR Equalization in 65nm CMOS	232
<i>Y. Liu, B. Kim, T. O. Dickson, J. F. Bulzacchelli, D. J. Friedman</i>	
A 650Mb/s-to-8Gb/s Referenceless CDR Circuit with Automatic Acquisition of Data Rate	235
<i>S. K. Lee, Y. S. Kim, H. Ha, Y. Seo, H. J. Park, J. Y. Sim</i>	
10Gb/s Receiver with Track-and-Hold-Type Linear Phase Detector and Charge-Redistribution 1st-order $\Delta\Sigma$ Modulator	238
<i>K. Fukuda, H. Yamashita, F. Yuki, G. Ono, R. Nemoto, E. Suzuki, T. Takemoto, T. Saito</i>	
A 4-Channel 10.3Gb/s Backplane Transceiver Macro with 35dB Equalizer and Sign-Based Zero-Forcing Adaptive Control	241
<i>Y. Hidaka, W. Gai, T. Horie, J. H. Jiang, Y. Koyanagi, H. Osone</i>	
A 250Mb/s-to-3.4Gb/s HDMI Receiver with Adaptive Loop Updating Frequencies and an Adaptive Equalizer	244
<i>Y. B. Luo, P. Chen, Q. T. Chen, C. Y. Wang, C. H. Chang, S. J. Fu, C. M. Chen, H. S. Li</i>	
A 2.0Gb/s Clock-Embedded Interface for Full-HD 10b 120Hz LCD Drivers with 1/5-Rate Noise-Tolerant Phase and Frequency Recovery	247
<i>K. Yamguchi, Y. Hori, K. Nakajima, K. Suzuki, M. Mizuno, H. Hayama</i>	

SESSION 11

Overview: TD: Trends in Wireless Communications	250
<i>H. J. Yoo, S. Narendra</i>	
A GHz Spintronic-Based RF Oscillator	252
<i>P. Vincent, M. C. Cyrille, B. Viala, B. Delaet, J. P. Michel, P. Villard, J. Prouvee, D. Houssamedine, U. Ebels, J. A. Katine, D. Mauri, S. Florez, O. Ozatay, L. Folks, B. D. Terris, F. Badets</i>	
A Remote-Powered RFID Tag with 10Mb/s UWB Uplink and -18.5dBm Sensitivity UHF Downlink in 0.18μm CMOS	255
<i>M. Baghaei-Nejad, D. S. Mendoza, Z. Zou, S. Radiom, G. Gielen, L. R. Zheng, H. Tenhunen</i>	

A Pulsed UWB Receiver SoC for Insect Motion Control	258
<i>D. C. Daly, P. P. Mercier, M. Bhardwaj, A. L. Stone, J. Voldman, R. B. Levine, J. G. Hildebrand, A. P. Chandrakasan</i>	
Towards Terahertz Operation of CMOS	261
<i>S. Sandaran, C. Mao, E. Seok, D. Shim, C. Cao, R. Han, D. J. Arenas, D. B. Tanner, S. Hill, C. M. Hung, K. K. O</i>	
A 2.75mW Wideband Correlation-Based Transceiver for Body-Couple Communication	264
<i>A. Fazzi, S. Ouzounov, J. van den Homberg</i>	
A 128b Organic RFID Transponder Chip, including Manchester Encoding and ALOHA Anti-Collision Protocol, Operating with a Data Rate of 1529b/s	267
<i>K. Myny, M. J. Beenhakkens, N. A. J. M. van Aerle, G. H. Gelinck, J. Genoe, W. Dehaene, P. Heremans</i>	
Organic CMOS Circuits for RFID Applications	269
<i>R. Blache, J. Krumm, W. Fix</i>	
Silicon-Resonator-Based, 3μA Real-Time Clock with \pm5ppm Frequency Accuracy	272
<i>D. Ruffieux, A. Pezous, A. C. Pliska, F. Krummenacher</i>	
A 500μW Neural Tag with 2μV_{rms} AFE and Frequency-Multiplying MICS/ISM FSK Transmitter	275
<i>S. Rai, J. Holleman, J. N. Pandey, F. Zhang, B. Otis</i>	

SESSION 12

Overview: RF Building Blocks	278
<i>H. Darabi, N. Klemmer</i>	
A Low-Noise Active Balun with IM2 Cancellation for Multiband Portable DVB-H Receivers	280
<i>D. Mastantuono, D. Manstretta</i>	
A 3.6mW Differential Common-Gate CMOS LNA with Positive-Negative Feedback	283
<i>S. Woo, W. Kim, C. H. Lee, K. Lim, J. Laskar</i>	
A Compact Low-Noise Weighted Distributed Amplifier in CMOS	286
<i>Y. J. Wang, A. Hajimiri</i>	
A 0.2-to-2.0GHz 65nm CMOS Receiver Without LNA Achieving >11dBm IIP3 and <6.5 dB NF	289
<i>M. C. M. Soer, E. A. M. Klumperink, Z. Ru, F. E. van Vliet, B. Nauta</i>	
A 0.6V 380μW -14dBm LO-Input 2.4GHz Double-Balanced Current-Reusing Single-Gate CMOS Mixer with Cyclic Passive Combiner	292
<i>J. Deguchi, D. Miyashita, M. Hamada</i>	
A 4.75GHz Fractional Frequency Divider with Digital Spur Calibration in 45nm CMOS	295
<i>S. Pellerano, P. Madoglio, Y. Palaskas</i>	
A 0.75V 325μW 40dB-SFDR Frequency-Hopping Synthesizer for Wireless Sensor Networks in 90nm CMOS	298
<i>E. Lopelli, J. D. van der Tang, K. Philips, A. H. van Roermund, B. Gyselinckx</i>	
A 0.75V 325μW 40dB-SFDR Frequency-Hopping Robust to Out-of-Band Interference	301
<i>Z. Ru, E. A. M. Klumperink, G. J. M. Wienk, B. Nauta</i>	
A 400-to-900 MHz Receiver with Dual-domain Harmonic Rejection Exploiting Adaptive Interference Cancellation	304
<i>N. A. Moseley, Z. Ru, E. A. M. Klumperink, B. Nauta</i>	

SESSION 13

Overview: Flash Memory	307
<i>M. Bauer, D. S. Byeon</i>	
A 172mm² 32Gb MLC NAND Flash Memory in 34nm CMOS	309
<i>R. Zeng, N. Chalagalloa, D. Chu, D. Elmhurst, M. Goldman, C. Haid, A. Huq, T. Ichikawa, J. Jorgensen, O. Jungroth, N. Kajla, R. Kajley, K. Kawai, J. Kishimoto, A. Madraswala, T. Manabe, V. Mehta, M. Morooka, K. Nguyen, Y. Oikawa, B. Pathak, R. Rozman, T. Ryan, A. Sendrowski, W. Sheung, M. Szwarc, Y. Takashima, S. Tamada, T. Tanzawa, T. Tanaka, M. Taub, D. Udeshi, S. Yamada, H. Yokoyama</i>	
A 1.8V 30nJ Adaptive Program-Voltage (20V) Generator for 3D-Integrated NAND Flash SSD	311
<i>K. Ishida, T. Yasufuku, S. Miyamoto, H. Nakai, M. Takamiya, T. Sakurai, K. Takeuchi</i>	
A 48nm 32Gb 8-Level NAND Flash Memory with 5.5MB/s Program Throughput	314
<i>S. H. Chang, S. K. Lee, S. J. Park, M. J. Jung, J. C. Han, I. S. Wang, K. H. Lim, J. H. Lee, J. H. Kim, W. K. Kang, T. K. Kang, H. S. Byun, Y. J. Noh, L. H. Kwon, B. K. Koo, M. Cho, J. S. Yang, Y. H. Koh</i>	
A 113mm² 32Gb 3b/cell NAND Flash Memory	317
<i>T. Futatsuyama, N. Fujita, N. Tokiwa, Y. Shindo, T. Edahiro, T. Kamei, H. Nasu, M. Iwai, K. Kato, Y. Fukuda, N. Kanagawa, N. Abiko, M. Matsumoto, T. Himeno, T. Hashimoto, Y. C. Liu, H. Chibvongodze, T. Hori, M. Sakai, H. Ding, Y. Takeuchi, H. Shiga, N. Kajimura, Y. Kajitani, K. Sakurai, K. Yanagidaira, T. Suzuki, Y. Namiki, T. Fujimura, M. Mui, H. Nguyen, S. Lee, A. Mak, J. Lutze, T. Maruyama, T. Watanabe, T. Hara, S. Ohshima</i>	
A 2Gb/s 15pJ/b/chip Inductive-Coupling Programmable Bus for NANO Flash Memory Stacking	319
<i>Y. Sugimori, Y. Kohama, M. Saito, Y. Yoshida, N. Miura, H. Ishikuro, T. Sakurai, T. Kuroda</i>	
A 5.6MB/s 64Gb 4b/Cell NAND Flash Memory in 43nm CMOS	322
<i>C. Trinh, N. Shibata, T. Nakano, M. Ogawa, J. Sato, Y. Takeyama, K. Isobe, B. Le, F. Moogat, N. Mokhlesi, K. Kozakai, P. Hong, T. Kamei, K. Iwasa, J. Nakai, T. Shimizu, M. Honma, S. Sakai, T. Kawaai, S. Hoshi, J. Yuh, C. Hsu, T. Tseng, J. Li, J. Hu, M. Liu, S. Khalid, J. Chen, M. Watanabe, H. Lin, J. Yang, K. McKay, K. Nguyen, T. Pham, Y. Matsuda, K. Nakamura, K. Kanebako, S. Yoshikawa, W. Igarashi, A. Inoue, T. Takahashi, Y. Komatsu, C. Suzuki, K. Kanazawa, M. Higashitani, S. Lee, T. Murai, K. Nguyen, J. Lan, S. Huynh, M. Murin, M. Shlick, M. Lasser, R. Cernea, M. Mofidi, K. Schuegraf, K. Quader</i>	

SESSION 14

Overview: Digital Wireless and Reconfigurability	325
<i>K. van Berkel, P. Urard</i>	
A Reconfigurable, 0.13μm CMOS 110pJ/pulse, Fully Integrated IR-UWB Receiver for Communication and Sub-cm Ranging	327
<i>M. Verhelst, N. Van Helleputte, G. Gielen, W. Dehaene</i>	
A 0.55V 16Mb/s 1.6mW Non-Coherent IR-UWB Digital Baseband with \pm1ns Synchronization Accuracy	330
<i>P. P. Mercier, M. Bhardwaj, D. C. Daly, A. P. Chandrakasan</i>	
A 110nm RFCMOS GPS SoC with 34mW -165dBm Tracking Sensitivity	333
<i>J. M. Wei, C. N. Chen, K. T. Chen, C. F. Kuo, B. H. Ong, C. H. Lu, C. C. Liu, H. C. Chiou, H. C. Yeh, J. H. Shieh, K. S. Huang, K. I. Li, M. J. Wu, M. H. Li, S. H. Chou, S. L. Chew, W. L. Lien, W. G. Yau, W. Z. Ge, W. C. Lai, W. H. Ting, Y. J. Tsai, Y. C. Yen, Y. C. Yeh</i>	
A 0.13μm CMOS 655Mb/s 4\times4 64-QAM K-Best MIMO Detector	336
<i>M. Shabany, P. G. Gulak</i>	

A 1GHz Digital Channel Multiplexer for Satellite Outdoor Unit Based on a 65nm CMOS Transceiver	339
<i>P. Busson, N. Chawla, J. Bach, S. Le Tual, H. Singh, V. Gupta, P. Urard</i>	

A 300mV 494GOPS/W Reconfigurable Dual-Supply 4-Way SIMD Vector Processing Accelerator in 45nm CMOS	342
<i>H. Kaul, M. A. Anders, S. K. Mathew, S. K. Hsu, A. Agarwal, R. K. Krishnamurthy, S. Borkar</i>	

SESSION 15

Overview: Display and Imager Electronics	345
<i>I. Fujimori-Chen, O. K. Kwon</i>	

A Piecewise-Linear 10b DAC Architecture with Drain-Current Modulation for Compact AMLCD Driver ICs	347
<i>Y. J. Jeon, H. M. Lee, S. W. Lee, G. H. Cho, H. R. Kim, Y. K. Choi, M. Lee</i>	

A 10b Column Driver with Variable-Current-Control Interpolation for Mobile Active-Matrix LCDs	350
<i>H. M. Lee, Y. J. Jeon, S. W. Lee, G. H. Cho, H. R. Kim, Y. K. Choi, M. Lee</i>	

A 0.1e- Vertical FPN 4.7e- Read Noise 71dB DR CMOS Image Sensor with 13b Column-Parallel Single-Ended Cyclic ADCs	353
<i>J. H. Park, S. Aoyama, T. Watanabe, T. Akahori, T. Kosugi, K. Isobe, Y. Kaneko, Z. Liu, K. Muramatsu, T. Matsuyama, S. Kawahito</i>	

A Digital Driving Technique for an 8b QVGA AMOLED Display Using $\Delta\Sigma$ Modulation	356
<i>J. H. Jang, M. Kwon, E. Tjandranegara, K. Lee, B. Jung</i>	

SESSION 16

Overview: High-Speed mm-Wave Circuits	359
<i>K. R. Lakshmikumar, J. Y. Sim</i>	

An 18Gb/s Duobinary Receiver with a CDR-Assisted DFE	361
<i>K. Sunaga, H. Sugita, K. Yamaguchi, K. Suzuki</i>	

A 43.7mW 96GHz PLL in 65nm CMOS	364
<i>K. H. Tsai, S. I. Liu</i>	

An Array of 4 Complementary LC-VCOs with 51.4% W-Band Coverage in 32nm SOI CMOS	367
<i>D. D. Kim, J. Kim, C. Cho, J. O. Plouchart, M. Kumar, W. H. Lee, K. Rim</i>	

A mm-Wave CMOS Multimode Frequency Divider	370
<i>H. K. Chen, H. J. Chen, D. C. Chang, Y. Z. Juang, Y. C. Yang, S. S. Lu</i>	

A 128.24-to-137.00GHz Injection-Locked Frequency Divider in 65nm CMOS	373
<i>B. Y. Lin, K. H. Tsai, S. I. Liu</i>	

SESSION 17

Overview: TD: Energy-Aware Sensor Systems	376
<i>S. Tahara, A. Burdett, D. Ham</i>	

A Robust Wireless Sensor Node for In-Tire-Pressure Monitoring	378
<i>M. Flatscher, M. Dielacher, T. Herndl, T. Lentsch, R. Matischek, J. Prainsack, W. Pribyl, H. Theuss, W. Weber</i>	
A Release-on-Demand Wireless CMOS Drug Delivery SoC Based on Electrothermal Activation Technique	381
<i>Y. J. Yang, Y. J. Huang, H. H. Liao, T. Wang, P. L. Huang, C. W. Lin, Y. H. Wang, S. S. Lu</i>	
A 5.2mW Self-Configured Wearable Body Sensor Network Controller and a 12μW 54.9% Efficiency Wirelessly Powered Sensor for Continuous Health Monitoring System	384
<i>J. Yoo, L. Yan, S. Lee, Y. Kim, H. Kim, B. Kim, H. J. Yoo</i>	
An Integrated Power Supply System for Low-Power 3.3V Electronics Using On-Chip Polymer Electrolyte Membrane (PEM) Fuel Cells	387
<i>M. Frank, M. Kuhl, G. Erdler, I. Freund, Y. Manoli, C. Müller, H. Reinecke</i>	
A mm-Sized Implantable Power Receiver with Adaptive Link Compensation	389
<i>S. O'Driscoll, A. S. Y. Poon, T. H. Meng</i>	
An Efficient Piezoelectric Energy-Harvesting Interface Circuit Using a Bias-Flip Rectifier and Shared Inductor	392
<i>Y. K. Ramadass, A. P. Chandrakasan</i>	
An Energy-Aware Multiple-Input Power Supply with Charge Recovery for Energy Harvesting Applications	395
<i>N. J. Guilar, R. Amirtharajah, P. J. Hurst, S. H. Lewis</i>	
Integrated Capacitive Power-Management Circuit for Thermal Harvesters with Output Power 10 to 1000μW	398
<i>I. Doms, P. Merken, R. Mertens, C. Van Hoof</i>	
An Optically Programmable SoC for an Autonomous mm³-Sized Microrobot	401
<i>R. Casanova, A. Dieguez, A. Arbat, O. Alonso, A. Sanuy, J. Canals, J. Samitier</i>	

SESSION 18

Overview: Ranging and Gb/s Communication	403
<i>D. Belot, Y. Palaskas</i>	
A Fully Integrated 24GHz UWB Radar Sensor for Automotive Applications	405
<i>E. Ragonese, A. Scuderi, V. Giammello, E. Messina, G. Palmisano</i>	
A Single-Chip Dual-Band 22-to-29GHz/77-to-81GHzBiCMOS Transceiver for Automotive Radars	408
<i>V. Jain, F. Tzeng, L. Zhou, P. Heydari</i>	
A 77GHz Transceiver in 90nm CMOS	411
<i>Y. Kawano, T. Suzuki, M. Sato, T. Hirose, K. Joshin</i>	
A 1.1nJ/b 802.15.4a-Compliant Fully Integrated UWB Transceiver in 0.13μm CMOS	414
<i>D. Lachartre, B. Denis, D. Morche, L. Ouvry, M. Pezzin, B. Piaget, J. Prouvé, P. Vincent</i>	
A 90nm CMOS Low-Power 60GHz Transceiver with Integrated Baseband Circuitry	417
<i>C. Marcu, D. Chowdhury, C. Thakkar, L. K. Kong, M. Tabesh, J. D. Park, Y. Wang, B. Afshar, A. Gupta, A. Arbabian, S. Gambini, R. Zamani, A. M. Niknejad, E. Alon</i>	
A Low-Power Fully Integrated 60GHz Transceiver System with OOK Modulation and On-Board Antenna Assembly	420
<i>J. Lee, Y. Huang, Y. Chen, H. Lu, C. Chang</i>	
A 2.88Gb/s Digital Hopping UWB Transceiver	423
<i>A. Tanaka, K. Numata, H. Kodama, H. Ishikawa, N. Oshima, H. Yano</i>	

SESSION 19

Overview: Analog Techniques	426
<i>D. Smith, Y. Fujimoto</i>	
A Chopper Current-Feedback Instrumentation Amplifier with a 1mHz 1/f Noise Corner and an AC-Coupled Ripple-Reduction Loop	428
<i>R. Wu, K. A. A. Makinwa, J. H. Huijsing</i>	
A 140dB-CMRR Current-Feedback Instrumentation Amplifier Employing Ping-Pong Auto-Zeroing and Chopping	431
<i>M. A. P. Pertijs, W. J. Kindt</i>	
A 150pW Program-and-Hold Timer for Ultra-Low-Power Sensor Platforms	434
<i>Y. S. Lin, D. M. Sylvester, D. T. Blaauw</i>	
A 65nm CMOS Comparator with Modified Latch to Achieve 7GHz/1.3mW at 1.2V and 700MHz/47μW at 0.6V	437
<i>B. Goll, H. Zimmermann</i>	
A 25mA 0.13μm CMOS LDO Regulator with Power-Supply Rejection Better Than -56dB up to 10MHz Using a Feedforward Ripple-Cancellation Technique	440
<i>M. El-Nozahi, A. Amer, J. Torres, K. Entesari, E. Sánchez-Sinencio</i>	
A sub-1V Bandgap Voltage Reference in 32nm FinFET Technology	443
<i>A. J. Annema, P. Veldhorst, G. Doornbos, B. Nauta</i>	
A 90nm CMOS CT BPF for Bluetooth Transceivers with DT 1b-Switched-Resistor Cutoff-Frequency Control	445
<i>H. Majima, M. Hamada</i>	
A 1.25mW 75dB-SFDR CT Filter with In-Band Noise Reduction	448
<i>A. Liscidini, A. Pirola, R. Castello</i>	

SESSION 20

Overview: Sensors and MEMS	451
<i>C. Hagleitner, K. Makinwa</i>	
A 1.05V 1.6mW 0.45°C 3s-Resolution $\Delta\Sigma$-Based Temperature Sensor with Parasitic-Resistance Compensation in 32nm CMOS	453
<i>Y. W. Li, H. Lakdawala, A. Raychowdhury, G. Taylor, K. Soumyanath</i>	
A CMOS Smart Temperature Sensor with a Batch-Calibrated Inaccuracy of ± 0.25 C (3σ) from -70°C to 130°C	456
<i>A. L. Aita, M. A. P. Pertijs, K. A. A. Makinwa, J. H. Huijsing</i>	
An Interface for a 300°/s Capacitive 2-Axis Micro-Gyroscope with Pseudo-CT Readout	459
<i>L. Aaltonen, T. Speeti, M. Saukoski, K. Halonen</i>	
An Instrument-on-Chip for Impedance Measurements on Nanobiosensors with attoFarad Resolution	462
<i>F. Gozzini, G. Ferrari, M. Sampietro</i>	
A Sub-pA $\Delta\Sigma$ Current Amplifier for Single-Molecule Nanosensors	465
<i>M. Bennati, F. Thei, M. Rossi, M. Crescentini, G. D'Avino, A. Baschiroto, M. Tartagni</i>	
A Compact CMOS MEMS Microphone with 66dB SNR	468
<i>J. Citakovic, P. F. Hovesten, G. Rocca, A. van Halteren, P. Rombach, L. J. Stenberg, P. Andreani, E. Bruun</i>	

A 2×32 Range-Finding Sensor Array with Pixel-Inherent Suppression of Ambient Light up to 120klx	471
<i>G. Zach, H. Zimmermann</i>	
A 0.25μm Logarithmic CMOS Imager for Emissivity-Compensated Thermography	474
<i>F. X. Hutter, D. Brosch, H. G. Graf, W. Klingler, M. Strobel, J. N. Burghartz</i>	

SESSION 21

Overview: 10-to-40Gb/s Transmitters and Receivers	476
<i>N. Shanbhag, T. Yamamoto</i>	
A 40Gb/s Multi-Data-Rate CMOS Transceiver Chipset with SFI-5 Interface for Optical Transmission Systems	478
<i>Y. Amamiya, S. Kaeriyama, H. Noguchi, Z. Yamazaki, T. Yamase, K. Hosoya, M. Okamoto, S. Tomari, H. Tamaguchi, H. Shoda, H. Ikeda, S. Tanaka, T. Takahashi, R. Ohhira, A. Noda, K. Hijioka, A. Tanabe, S. Fujita, N. Kawahara</i>	
A Single-40Gb/s Dual-20Gb/s Serializer IC with SFI-5.2 Interface in 65nm CMOS	481
<i>K. Kanda, H. Tamura, T. Yamamoto, S. Matsubara, M. Kibune, Y. Doi, T. Shibasaki, N. Tzartzanis, A. Kristensson, S. parikh, S. Ide, Y. Tsunoda, T. Yamabana, M. Sugawara, N. Kuwata, T. Ikeuchi, J. Ogawa, B. Walker</i>	
A 40Gb/s Full-Rate 2:1 MUX in 0.18μm CMOS	484
<i>A. Yazdi, M. M. Green</i>	
An 80mW 40Gb/s 7-Tap T/2-Spaced FFE in 65nm CMOS	487
<i>A. Momtaz, M. M. Green</i>	
A 20Gb/s Full-Rate Linear CDR Circuit with Automatic Frequency Acquisition	490
<i>J. Lee, K. C. Wu</i>	
A 78mW 11.1Gb/s 5-Tap DFE Receiver with Digitally Calibrated Current-Integrating Summers in 65nm CMOS	493
<i>J. F. Bulzacchelli, T. O. Dickson, Z. T. Deniz, H. A. Ainspan, B. D. Parker, M. P. Beakes, S. V. Rylov, D. J. Friedman</i>	
A 500mW Digitally Calibrated AFE in 65nm CMOS for 10Gb/s Serial Links over Backplane and Multimode Fiber	496
<i>J. Cao, B. Zhang, U. Singh, D. Cui, A. Vasani, A. Garg, W. Zhang, N. Kocaman, D. Pi, B. Raghavan, H. Pan, I. Fujimori, A. Momtaz</i>	

SESSION 22

Overview: PA and Antenna Interface	499
<i>M. Zybura, H. Sakai</i>	
A 0.13μm CMOS Power Amplifier with Ultra-Wide Instantaneous Bandwidth for Imaging Applications	501
<i>J. Roderick, H. Hashemi</i>	
An Octave-Range Watt-Level Fully Integrated CMOS Switching Power Mixer Array for Linearization and Back-Off Efficiency Improvement	504
<i>S. Kousai, A. Hajimiri</i>	
A Single-Chip Highly Linear 2.4GHz 30dBm Power Amplifier in 90nm CMOS	507
<i>D. Chowdhury, C. D. Hull, O. B. Degani, P. Goyal, Y. Wang, A. M. Niknejad</i>	

A 60GHz-Band 1V 11.5dBm Power Amplifier with 11% PAE in 65nm CMOS	510
<i>W. L. Chan, J. R. Long, M. Spirito, J. J. Pekarik</i>	
50-to-67GHz ESD-Protected Power Amplifiers in Digital 45nm LP CMOS	513
<i>K. Raczkowski, S. Thijs, W. De Raedt, B. Nauwelaers, P. Wambacq</i>	
A CMOS Adaptive Antenna-Impedance-Tuning IC Operating in the 850MHz-to-2GHz Band	516
<i>H. Song, B. Bakkaloglu, J. T. Aberle</i>	
A Tunable Integrated Duplexer with 50dB Isolation in 40nm CMOS	519
<i>M. Mikhemar, H. Darabi, A. Abidi</i>	

SESSION 23

Overview: PLLs and Clocks	522
<i>I. Bietti, C. Yoo</i>	
A 1MHz-Bandwidth Type-I $\Delta\Sigma$ Fractional-N Synthesizer for WiMAX Applications	524
<i>H. Hedayati, B. Bakkaloglu, W. Khalil</i>	
A 2.2GHz 7.6mW Sub-Sampling PLL with -126dBc/Hz In-Band Phase Noise and 0.15ps_{rms} Jitter in 0.18μm CMOS	527
<i>X. Gao, E. A. M. Klumperink, M. Bohsali, B. Nauta</i>	
An Edge-Missing Compensator for Fast-Settling Wide-Locking-Range PLLs	530
<i>T. H. Chien, C. S. Lin, Y. Z. Juang, C. M. Huang, C. L. Wey</i>	
A 975-to-1960MHz Fast-Locking Fractional-N Synthesizer with Adaptive Bandwidth Control and 4/4.5 Prescaler for Digital TV Tuners	533
<i>Lei, Lu, Z. Gong, Y. Liao, H. Min, Z. Tang</i>	
A 0.4-to-1.6GHz Low-OSR $\Delta\Sigma$ DLL with Self-Referenced Multiphase Generation	536
<i>X. Yu, W. Rhee, Z. Wang, J. B. Lee, C. Kim</i>	
A Leakage-Suppression Technique for Phase-Locked Systems in 65nm CMOS	539
<i>C. C. Hung, S. I. Liu</i>	
A Precision Relaxation Oscillator with a Self-Clocked Offset-Cancellation Scheme for Implantable Biomedical SoCs	542
<i>K. Choe, O. D. Bernal, D. Nuttman, M. Je</i>	
An On-Chip CMOS Relaxation Oscillator with Power Averaging Feedback Using a Reference Proportional to Supply Voltage	545
<i>Y. Tokunaga, S. Sakiyama, A. Matsumoto, S. Dosho</i>	

SESSION 24

Overview: Wireless Connectivity	548
<i>M. Hamada, M. Ingels</i>	
A 2mm₂ 0.1-to-5GHz SDR Receiver in 45nm Digital CMOS	550
<i>V. Giannini, P. Nuzzo, C. Soens, K. Vengattaramane, M. Steyaert, J. Ryckaert, M. Goffioul, B. Debaillie, J. Van Driessche, J. Craninckx, M. Ingels</i>	
A 65nm CMOS Inductorless Triple-Band-Group WiMedia UWB PHY	553
<i>D. Leenaerts, R. van de Beek, J. Bergervoet, H. Kundur, G. van der Weide, A. Kapoor, T. Y. Pu, Y. Fang, Y. J. Wang, B. J. Makkada, H. S. Lim, M. Kiran, C. S. Lim, S. Badiu, A. Chang</i>	

A Reconfigurable Demodulator with 3-to-5GHz Agile Synthesizer for 9-Band WiMedia UWB in 65nm CMOS	556
<i>A. Mazzanti, M. B. Vahidfar, M. Sosio, F. Svelto</i>	
A Highly Integrated Low-Power 2.4GHz Transceiver Using a Direct-Conversion Diversity Receiver in 0.18μm CMOS for IEEE802.15.4 WPAN	559
<i>G. Retz, H. Shanan, K. Mulvaney, S. O'Mahony, M. Chanca, P. Crowley, C. Billon, K. Khan, P. Quinlan</i>	
A Fully Integrated 2\times2 MIMO Dual-Band Dual- Mode Direct-Conversion CMOS Transceiver for WiMAX/WLAN Applications	562
<i>L. Lin, N. Wongkomet, D. Yu, C. H. Lin, M. He, B. Nissim, S. Lyuee, P. Yu, T. Sepke, S. Shekarchian, L. Tee, P. Muller, J. Tam, T. Cho</i>	
A 1.1V 5-to-6GHz Reduced-Component Direct-Conversion Transmit Signal Path in 45nm CMOS	565
<i>J. C. Rudell, P. Goyall, C. D. Hull, S. Ravid, A. Kidwai</i>	
A 2.4GHz 2Mb/s Versatile PLL-Based Transmitter Using Digital Pre-Emphasis and Auto Calibration in 0.18μm CMOS for WPAN	568
<i>H. Shanan, G. Retz, K. Mulvaney, P. Quinlan</i>	
A 7.2mW Quadrature GPS Receiver in 0.13μm CMOS	571
<i>K. W. Cheng, K. Natarajan, D. Allstot</i>	
A 10.8mW Body-Channel-Communication/MICS Dual-Band Transceiver for a Unified Body-Sensor-Network Controller	574
<i>N. Cho, J. Bae, S. Kim, H. J. Yoo</i>	

SESSION 25

Overview: Medical	577
<i>A. Rohtermel, T. Denison</i>	
A Wireless and Batteryless 130mg 300μW 10b Implantable Blood-Pressure-Sensing Microsystem for Real-Time Genetically Engineered Monitoring	579
<i>P. Cong, N. Chaimanonart, W. H. Ko, D. J. Young</i>	
A Wireless IC for Time-Share Chemical and Electrical Neural Recording	582
<i>M. Roham, P. A. Garris, P. Mohseni</i>	
A Flexible Clockless 32-ch Simultaneous Wireless Neural Recording System with Adjustable Resolution	585
<i>M. Yin, M. Ghovanloo</i>	
A Biomedical Multiprocessor SoC for Closed-Loop Neuroprosthetic Applications	588
<i>T. C. Chen, K. Chen, Z. Yang, K. Cockerham, W. Liu</i>	
A CMOS Fluorescent-Based Biosensor Microarray	591
<i>B. Jang, P. Cao, A. Chevalier, A. Ellington, A. Hassibi</i>	
A Frequency-Shift CMOS Magnetic Biosensor Array with Single-Bead Sensitivity and No External Magnet	594
<i>H. Wang, Y. Chen, A. Hassibi, A. Scherer, A. Hajmimiri</i>	

SESSION 26

Overview: Switched-Mode Techniques	597
<i>F. Rezzi, P. Mok</i>	

Multiple-Output Step-Up/Down Switching DC-DC Converter with Vestigial Current Control	599
<i>K. S. Seol, Y. J. Woo, G. H. Cho, G. H. Cho, J. W. Lee, S. I. Kim</i>	
Single-Inductor Dual-Input Dual-Output Buck-Boost Fuel-Cell-Li-Ion Charging DC-DC Converter Supply	602
<i>S. Kim, G. A. Rincón-Mora</i>	
Digitally Assisted Quasi-V2 Hysteretic Buck Converter with Fixed Frequency and without Using Large-ESR Capacitor	605
<i>F. Su, W. H. Ki</i>	
A 20W/channel Class-D Amplifier with Significantly Reduced Common-Mode Radiated Emissions	608
<i>P. P. Siniscalchi, R. K. Hester</i>	
Two Class-D Audio Amplifiers with 89/90% Efficiency and 0.02/0.03% THD+N Consuming Less than 1mW of Quiescent Power	611
<i>M. A. Rojas-González, E. Sánchez-Sinencio</i>	
A 460W Class-D Output Stage with Adaptive Gate Drive	614
<i>M. Berkhout</i>	

SESSION 27

Overview: SRAM and Emerging Memory	617
<i>P. Rickert, H. Kurata</i>	
A 4.0 GHz 291Mb Voltage-Scalable SRAM Design in 32nm High-K Metal-Gate CMOS with Integrated Power Management	619
<i>Y. Wang, U. Bhattacharya, F. Hamzaoglu, P. Kolar, Y. Ng, L. Wei, Y. Zhang, K. Zhang, M. Bohr</i>	
A Process-Variation-Tolerant Dual-Power-Supply SRAM with 0.179μm^2 Cell in 40nm CMOS Using Level-Programmable Wordline Driver	622
<i>O. Hirabayashi, A. Kawasumi, A. Suzuki, Y. Takeyama, K. Kushida, T. Sasaki, A. Katayama, G. Fukano, Y. Fujimura, T. Nakazato, Y. Shizuki, N. Kushiyama, T. Yabe</i>	
A 2ns-Read-Latency 4Mb Embedded Floating-Body Memory Macro in 45nm SOI Technology	625
<i>A. Singh, M. Ciraula, D. Weiss, J. Wu, P. Bauser, P. de Champs, H. Daghighian, D. Fisch, P. Graber, M. Bron</i>	
A 90nm 12ns 32Mb 2T1MTJ MRAM	628
<i>R. Nebashi, N. Sakimura, H. Honjo, S. Saito, Y. Ito, S. Miura, Y. Kato, K. Mori, Y. Ozaki, Y. Kobayashi, N. Ohshima, K. Kinoshita, T. Suzuki, K. Nagahara, N. Ishiwata, K. Suemitsu, S. Fukami, H. Hada, T. Sugibayashi, N. Kasai</i>	
A 1.6GB/s DDR2 128Mb Chain FeRAM with Scalable Octal Bitline and Sensing Schemes	631
<i>H. Shiga; D. Takashima; S. Shiratake; K. Hoya; T. Miyakawa; R. Ogiwara; R. Fukuda; R. Takizawa; K. Hatsuda; H. Nishimura; T. Hioka; S. Doumae; S. Shimizu; M. Kawano; T. Taguchi; Y. Watanabe; S. Fujii; T. Ozaki; H. Kanaya; Y. Kumura; Y. Shimojo; Y. Yamada, Y. Minami, S. Shuto, K. Yamakawa, S. Yamazaki, I. Kunishima, T. Hamamoto, A. Nitayama, T. Furuyama</i>	

SESSION 28

Overview: TD: Directions in Computing and Signaling	634
<i>A. Keshavarzi, S. Shigematsu</i>	

Optical I/O Technology for Tera-Scale Computing	636
<i>I. Young, E. Mohammed, J. Liao, A. Kern, S. Palermo, B. Block, M. Reshotko, P. Chang</i>	
Wireless DC Voltage Transmission Using Inductive-Coupling Channel for Highly-Parallel Wafer-Level Testing	639
<i>Y. Yoshida, K. Nose, Y. Nakagawa, K. Noguchi, Y. Morita, M. Tago, T. Kuroda, M. Mizuno</i>	
A Stretchable EMI Measurement Sheet with 8×8 Coil Array, 2V Organic CMOS Decoder, and -70dBm EMI Detection Circuits in 0.18μm CMOS	642
<i>K. Ishida, N. Masunaga, Z. Zhou, T. Yasufuku, T. Sekitani, U. Zschieschang, H. Klauk, M. Takamiya, T. Someya, T. Sakurai</i>	
Field-Coupled Nanomagnets for Interconnect-Free Nonvolatile Computing	645
<i>M. Becherer, G. Csaba, R. Emling, W. Porod, P. Lugli, D. Schmitt-Landsiedel</i>	
Chip Scale Camera Module (CSCM) Using Through-Silicon-Via (TSV)	647
<i>H. Yoshikawa, A. Kawasaki, T. Iiduka, Y. Nishimura, K. Tanida, K. Akiyama, M. Sekiguchi, M. Matsuo, S. Fukuchi, K. Takahashi</i>	
A Subjective-Contour Generation LSI System with Expandable Pixel-Parallel Architecture for Vision Systems	650
<i>T. Morie, Y. Kim</i>	
An Inductive-Coupling Link for 3D Integration of a 90nm CMOS Processor and a 65nm CMOS SRAM	652
<i>K. Niitsu, Y. Shimazaki, Y. Sugimori, Y. Kohama, K. Kasuga, I. Nonomura, M. Saen, S. Komatsu, K. Osada, N. Irie, T. Hattori, A. Hasegawa, T. Kuroda</i>	

SESSION 29

Overview: mm-Wave Circuits	655
<i>F. Svelto, P. Andreani</i>	
A 1.1V 150GHz Amplifier with 8dB Gain and +6dBm Saturated Output Power in Standard Digital 65nm CMOS Using Dummy-Prefilled Microstrip Lines	657
<i>M. Seo, B. Jagannathan, C. Carta, J. Pekarik, L. Chen, P. Yue, M. Rodwell</i>	
W-Band CMOS Amplifiers Achieving +10dBm Saturated Output Power and 7.5dB NF	659
<i>D. Sandström, M. Varonen, M. Kärkkäinen, K. Halonen</i>	
A 26dB-Gain 100GHz Si/SiGe Cascaded Constructive-Wave Amplifier	662
<i>J. F. Buckwalter, J. Kim</i>	
A Dual-Mode Architecture for a Phased-Array Receiver Based on Injection Locking in 0.13μm CMOS	665
<i>S. Patnaik, N. Lanka, R. Harjani</i>	
A Digitally Controlled Compact 57-to-66GHz Front-End in 45nm Digital CMOS	668
<i>J. Borremans, K. Raczkowski, P. Wambacq</i>	
A 57-to-66GHz Quadrature PLL in 45nm Digital CMOS	671
<i>K. Scheir, G. Vanersteen, Y. Rolain, P. Wambacq</i>	
A 59GHz Push-Push VCO with 13.9GHz Tuning Range Using Loop-Ground Transmission Line for a Full-Band 60GHz Transceiver	674
<i>T. Nakamura, T. Masuda, K. Washio, H. Kondoh</i>	
ISSCC 2009 / TUTORIALS	677

SHORT COURSE

Low-Voltage Analog and Mixed-Signal CMOS Circuit Design	679
<i>I. Galton, L. Breems, K. Bult, B. Razavi, W. Sansen</i>	

STUDENT FORUM

ISSCC 2009 Student Forum Sunday, February 8th, 2009	680
<i>A. P. Chandrakasan</i>	

FORUMS

F1: SSD Memory Subsystem Innovation	681
<i>K. Takeuchi, H. Hidaka, F. Roohparvar, K. Zhang, M. Bauer, R. Gastaldi, J. S. Choi, D. S. Byeon, D. Takashima</i>	
F2: Medical Image Sensors	682
<i>B. Fowler, M. Ikeda, H. Sumi, J. Bosiers, J. Solhusvik, D. McGrath</i>	
F3: GIRAFE: 4G RF Frontends	683
<i>S. Heinen, D. Leenaerts, T. Montalvo, S. Tanaka, D. Leenaerts, A. Pärssinen, D. Belot, M. Tiebout</i>	
F4: Ultra-Low-Voltage-Circuit Design	684
<i>R. Amirtharajah, T. D. Chiueh, R. Krishnamurthy, J. Huisken, S. Narendra, S. Paul, P. Urard, A. Wang</i>	
F5: ATAC: High-Speed Interfaces	685
<i>J. Stonick, Y. Greshishchev, Y. Ohtomo, D. Smith</i>	
F6: Multi-Domain Processors	686
<i>S. Rusu, S. Naffziger, L. Chua-Eoan, S. Leon, S. Kim</i>	
F7: Clock Synthesis Design	687
<i>J. Craninckx, I. Bietti, M. Flynn, K. Halonen, P. Kinget, K. Nakamura</i>	
F8: Integrated Neural Interfaces	688
<i>R. Harrison, T. Denison, R. Thewes, A. Rothermel</i>	

EVENING SESSIONS

SE1: Healthy Radios: Radio & Microwave Devices for the Health Sciences	689
<i>J. C. Rudell, A. Hajimiri</i>	
SE2: Is Fabless MEMS Fabulous?	690
<i>F. Ayazi, C. Hagleitner</i>	
SE3: Will ADCs Overtake Binary Frontends in Backplane Signaling?	691
<i>A. Sheikholeslami, R. Payne, J. Lin</i>	
SE4: Highlights of IEDM 2008	692
<i>R. Thewes, R. Brederlow</i>	
E1: Forewarned is Four Armed: Classic Analog Mistakes to Avoid	693
<i>J. Hurwitz, C. Mangelsdorf</i>	
SE5 Things all RFIC Designers Should Know (But are Afriad to Ask)	694
<i>D. Su, A. Behzad</i>	

SE6: Interleaving ADC's - Exploiting the Parallelism..... 695
R. Roovers, K. P. Pun

SE7: Next Generation Energy Scavenging Systems..... 696
A. Chandrakasan, U. Ko, C. Enz

E2: MID - 'Scaled Down' PC or 'Souped Up' Handheld? 697
Y. Wong, R. Southerland, J. Rabaey

Author Index