

2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems

(DDECS)

**Liberec, Czech Republic
15 – 17 April 2009**



IEEE Catalog Number: CFP09DDE-PRT
ISBN: 978-1-4244-3341-4

TABLE OF CONTENTS

INVITED TALKS

Design Tools and Circuit Solutions for Degradation-resilient Analog Circuits in Nanometer CMOS	1
<i>G. Gielen</i>	
Cognitive Self-Adaptive Computing and Communication Systems: Test, Control and Adaptation	2
<i>A. Chatterjee</i>	
Challenges for Test and Design for Test	3
<i>A. Chichkov</i>	

POSTER SESSION I

An SOC Platform for ADC Test and Measurement	4
<i>B. Mullane, V. O'Brien, C. MacNamee, T. Fleischmann</i>	
A Scheme of Logic Self Repair Including Local Interconnects	8
<i>T. Koal, D. Scheit, H.T. Vierhaus</i>	
Investigating the Linearity of MOSFET-only Switched-capacitor $\Delta\Sigma$ Modulators Under Low-voltage Condition	12
<i>F.A. Parsan, A. Ayatollahi, A. Abrishamifar</i>	
Comparison of Different Test Strategies on a Mixed-Signal Circuit	16
<i>J. Brenkus, V. Stopjakova, R. Vanhooren, A. Chichkov</i>	
Case Study : A Class E Power Amplifier for ISO-14443A	20
<i>E. De Mulder, W. Aerts, B. Preneel, I. Verbauwhede, G. Vandenbosch</i>	
Fast Congestion-aware Timing-driven Placement for Island FPGA	24
<i>J. Zhao, Q. Zhou, Y. Cai</i>	
Analysis and Optimization of Ring Oscillator Using Sub-Feedback Scheme	28
<i>H. Huang, F. Tsai</i>	
Improve Clock Gating through Power-Optimal Enable Function Selection	30
<i>J. Chen, X. Wei, Y. Jiang, Q. Zhou</i>	
An Utilisation of Boolean Differential Calculus in Variables Partition Calculation for Decomposition of Logic Functions	34
<i>S. Kolodzinski</i>	

SESSION 1: ATPG AND FAULT SIMULATION TECHNIQUES

A Fast Untestability Proof for SAT-based ATPG	38
<i>D. Tille, R. Drechsler</i>	
The Impact of EFSM Composition on Functional ATPG	44
<i>D. Bresolin, G. Di Guglielmo, F. Fummi, G. Pravadelli, T. Villa</i>	

An Efficient Fault Simulation Technique for Transition Faults in Non-Scan Sequential Circuits	50
<i>A. Bosio, P. Girard, S. Pravossoudovich, P. Bernardi, M.S. Reorda</i>	

SESSION II: ASYNCHRONOUS CIRCUIT DESIGN

Self-Timed Full Adder Designs based on Hybrid Input Encoding	56
<i>P. Balasubramanian, D.A. Edwards, C. Brey</i>	
Optimization Concepts for Self-Healing Asynchronous Circuits	62
<i>T. Panhofer, W. Friesenbichler, M. Delvai</i>	
Asynchronous Two-Level Logic of Reduced Cost	68
<i>I. Lemberski, P. Fiser</i>	

SESSION III: RF AND HIGH SPEED CIRCUIT DESIGN

Low-Voltage Low-Power Double Bulk Mixer for Direct Conversion Receiver in 65nm CMOS	74
<i>K. Schweiger, H. Uhrmann, H. Zimmermann</i>	
Low Voltage LNA Implementations in 90 nm CMOS Technology for Multistandard GNSS	78
<i>J. Gradzki, T. Borejko, W.A. Pleskacz</i>	
BIST Assisted Wideband Digital Compensation for MB-UWB Transmitters	84
<i>S.K. Devarakond, S. Sen, A. Chatterjee</i>	

SESSION IV: ARCHITECTURE AND SYMBOLIC RTL SYNTHESIS

Architecture Model for Approximate Palindrome Detection	90
<i>T. Martinek, J. Vozenilek, M. Lexa</i>	
Packet Header Analysis and Field Extraction for Multigigabit Networks	96
<i>P. Kobiersky, J. Korenek, L. Polcak</i>	
A Symbolic RTL Synthesis for LUT-based FPGAs	102
<i>S. Denizciak, M. Wisniewski</i>	

SESSION V: MEMORY DESIGN AND TEST

Physical Design Oriented DRAM Neighborhood Pattern Sensitive Fault Testing	108
<i>Y. Sfikas, Y. Tsiatouhas</i>	
Using 3-valued Memory Representation for State Space Reduction in Embedded Assembly Code Model Checking	114
<i>T. Reinbacher, M. Horauer, B. Schlich</i>	

POSTER SESSION II

An On-Line Testing Scheme for Repairing Purposes in Flash Memories	120
<i>O. Ginez, J. Portal, H. Aziza</i>	

Power Devices Current Monitoring Using Horizontal and Vertical Magnetic Force Sensor	124
<i>M. Donoval, M. Daricek, J. Marek, V. Stopjakova</i>	
Measurement of Power Supply Noise Tolerance of Self-timed Processor	128
<i>K. Asada, T. Sogabe, T. Nakura, M. Ikeda</i>	
Test Scheme for Switched-Capacitor Circuits by Digital Analyses	132
<i>Y. Wen</i>	
Structural Test of Programmed FPGA Circuits	136
<i>M. Rozkovec, O. Novak</i>	
Low Voltage Precharge CMOS Logic	140
<i>Y. Berg, O. Mirmotahari</i>	
MDCT / IMDCT Low Power Implementations in 90 nm CMOS Technology for MP3 Audio	144
<i>P. Malik, M. Ufnal, A.W. Luczyk, M. Balaz, W.A. Pleskacz</i>	
Effective Mars Rover Platform Design with Hardware/Software Co-design	148
<i>G. Marosy, Z. Kovacs, G. Horvath</i>	

SESSION VI: POWER SUPPLY AND INTERCONNECT RELATED FAULTS

On the Role of the Power Supply as an Entry for Common Cause Faults—An Experimental Analysis	152
<i>P. Tummelshammer, A. Steininger</i>	
An Analysis of the Timing Behavior of CMOS Digital Blocks under Simultaneous Switching Noise Conditions	158
<i>F. Azais, Y. Bertrand, M. Renovell</i>	
Effective BIST for Crosstalk Faults in Interconnects	164
<i>T. Rudnicki, T. Garbolino, K. Gucwa, A. Hlawiczka</i>	

SESSION VII: INDUSTRIAL SESSION

MTPP - Modular Traffic Processing Platform	170
<i>J. Halak, S. Ubik</i>	
Simulation and Planning Method for On-Chip Power Distribution – An Industry Perspective	174
<i>Q.K. Zhu, V. Bars</i>	
Experience in Virtual Testing of RSD Cyclic A/D Converters	178
<i>M. Kubar, O. Subrt, P. Martinek, J. Jakovenko</i>	
A 1GHz-GBW Operational Amplifier for DVB-H Receivers in 65nm CMOS	182
<i>H. Uhrmann, F. Schlogl, K. Schweiger, H. Zimmermann</i>	

SESSION VIII: STUDENT SESSION: RF AND HIGH SPEED CIRCUITS

0.5V 160-MHz 260uW All Digital Phase-Locked Loop	186
<i>J. Liu, H. Huang, W. Yang, K. Cheng</i>	

0.18 μm CMOS UWB LNA with New Feedback Configuration for Optimization Low Noise, High Gain and Small Area	190
<i>Y.C. Chang, H.L. Kao, C.H. Kao, C.H. Yang, J.S. Fu, N.C. Karmakar, L.C. Chang</i>	

SESSION IX: STUDENT SESSION: MISCELLANEOUS

Hardware Solution of Chaos Based Image Encryption	194
<i>J. Giesl, L. Behal, K. Vlcek</i>	
Diagnosis of Faulty Units in Regular Graphs under the PMC Model	198
<i>M. Manik, E. Gramatova</i>	
All Digital Baseband 50 Mbps Data Recovery Using 5x Oversampling With 0.9 Data Unit Interval Clock Jitter Tolerance	202
<i>S. Bushnaq, T. Nakura, M. Ikeda, K. Asada</i>	

POSTER SESSION III

Contactless Characterization of MEMS Devices Using Optical Microscopy	206
<i>A. Timar, G. Bognar</i>	
A Comprehensive Approach for Soft Error Tolerant Four State Logic	210
<i>W. Friesenbichler, T. Panhofer, M. Delvai</i>	
High-level Symbolic Simulation for Automatic Model Extraction	214
<i>F. Ouchet, D. Borrione, K. Morin-Allory, L. Pierre</i>	
Global Parametric Faults Identification with the use of Differential Evolution	218
<i>P. Jantos, D. Grzechca, J. Rutkowski</i>	
Forward and Backward Guarding in Early Output Logic	222
<i>C. Brej, D. Edwards</i>	
Logic Synthesis Method for Pattern Matching Circuits Implementation in FPGA with Embedded Memories	226
<i>G. Borowik, T. Luba, B.J. Falkowski</i>	
Contention-avoiding Custom Topology Generation for Network-on-Chip	230
<i>S. Deniziak, R. Tomaszewski</i>	
Enhanced LEON3 Core for Superscalar Processing	234
<i>K. Marcinek, A.W. Luczyk, W.A. Pleskacz</i>	

SESSION X: ANALOG DESIGN AND SENSORS

Ultra Low-voltage Switched Current Mirror	238
<i>Y. Berg, O. Mirmotahari</i>	
Self-Timed Thermal Sensing and Monitoring of Multicore Systems	242
<i>K.R. Vaddina, E. Nigussie, P. Liljeborg, J. Plosila</i>	
A CMOS Bio-Impedance Measurement System	248
<i>A. Yufera, A. Rueda</i>	

SESSION XI: OFF-LINE AND ON-LINE TESTING

An Enhanced FPGA-based Low-Cost Tester Platform Exploiting Effective Test Data Compression for SoCs.....	254
<i>L. Ciganda, F. Abate, P. Bernardi, M. Bruno, M. Sonza Reorda</i>	
Comprehensive Bridging Fault Diagnosis based on the SLAT Paradigm	260
<i>Y. Benabboud, A. Bosio, L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel, L. Bouzaida, I. Izaute</i>	
Round-Level Concurrent Error Detection Applied to Advanced Encryption Standard.....	266
<i>F. Opritoiu, M. Vladutiu, M. Udrescu, L. Prodan</i>	
Author Index	