

# **2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems**

## **(DDECS)**

**Liberec, Czech Republic  
15 – 17 April 2009**



**IEEE Catalog Number: CFP09DDE-PRT  
ISBN: 978-1-4244-3341-4**

## TABLE OF CONTENTS

### INVITED TALKS

<b>Design Tools and Circuit Solutions for Degradation-resilient Analog Circuits in Nanometer CMOS.....</b>	1
<i>G. Gielen</i>	
<b>Cognitive Self-Adaptive Computing and Communication Systems: Test, Control and Adaptation .....</b>	2
<i>A. Chatterjee</i>	
<b>Challenges for Test and Design for Test.....</b>	3
<i>A. Chichkov</i>	

### POSTER SESSION I

<b>An SOC Platform for ADC Test and Measurement .....</b>	4
<i>B. Mullane, V. O'Brien, C. MacNamee, T. Fleischmann</i>	
<b>A Scheme of Logic Self Repair Including Local Interconnects.....</b>	8
<i>T. Kosal, D. Scheit, H.T. Vierhaus</i>	
<b>Investigating the Linearity of MOSFET-only Switched-capacitor <math>\Delta\Sigma</math> Modulators Under Low-voltage Condition.....</b>	12
<i>F.A. Parsan, A. Ayatollahi, A. Abrishamifar</i>	
<b>Comparison of Different Test Strategies on a Mixed-Signal Circuit.....</b>	16
<i>J. Brenkus, V. Stopjakova, R. Vanhooren, A. Chichkov</i>	
<b>Case Study : A Class E Power Amplifier for ISO-14443A .....</b>	20
<i>E. De Mulder, W. Aerts, B. Preneel, I. Verbauwheide, G. Vandebosch</i>	
<b>Fast Congestion-aware Timing-driven Placement for Island FPGA .....</b>	24
<i>J. Zhao, Q. Zhou, Y. Cai</i>	
<b>Analysis and Optimization of Ring Oscillator Using Sub-Feedback Scheme .....</b>	28
<i>H. Huang, F. Tsai</i>	
<b>Improve Clock Gating through Power-Optimal Enable Function Selection .....</b>	30
<i>J. Chen, X. Wei, Y. Jiang, Q. Zhou</i>	
<b>An Utilisation of Boolean Differential Calculus in Variables Partition Calculation for Decomposition of Logic Functions .....</b>	34
<i>S. Kolodzinski</i>	

### SESSION 1: ATPG AND FAULT SIMULATION TECHNIQUES

<b>A Fast Untestability Proof for SAT-based ATPG .....</b>	38
<i>D. Tille, R. Drechsler</i>	
<b>The Impact of EFSM Composition on Functional ATPG .....</b>	44
<i>D. Bresolin, G. Di Guglielmo, F. Fummi, G. Pravadelli, T. Villa</i>	

<b>An Efficient Fault Simulation Technique for Transition Faults in Non-Scan Sequential Circuits.....</b>	50
<i>A. Bosio, P. Girard, S. Pravossoudovich, P. Bernardi, M.S. Reorda</i>	

## **SESSION II: ASYNCHRONOUS CIRCUIT DESIGN**

<b>Self-Timed Full Adder Designs based on Hybrid Input Encoding .....</b>	56
<i>P. Balasubramanian, D.A. Edwards, C. Brej</i>	
<b>Optimization Concepts for Self-Healing Asynchronous Circuits .....</b>	62
<i>T. Panhofer, W. Friesenbichler, M. Delvai</i>	
<b>Asynchronous Two-Level Logic of Reduced Cost.....</b>	68
<i>I. Lemberski, P. Fiser</i>	

## **SESSION III: RF AND HIGH SPEED CIRCUIT DESIGN**

<b>Low-Voltage Low-Power Double Bulk Mixer for Direct Conversion Receiver in 65nm CMOS.....</b>	74
<i>K. Schweiger, H. Uhrmann, H. Zimmermann</i>	
<b>Low Voltage LNA Implementations in 90 nm CMOS Technology for Multistandard GNSS.....</b>	78
<i>J. Gradzki, T. Borejko, W.A. Pleskacz</i>	
<b>BIST Assisted Wideband Digital Compensation for MB-UWB Transmitters.....</b>	84
<i>S.K. Devarakond, S. Sen, A. Chatterjee</i>	

## **SESSION IV: ARCHITECTURE AND SYMBOLIC RTL SYNTHESIS**

<b>Architecture Model for Approximate Palindrome Detection.....</b>	90
<i>T. Martinek, J. Vozenilek, M. Lexa</i>	
<b>Packet Header Analysis and Field Extraction for Multigigabit Networks.....</b>	96
<i>P. Kobiersky, J. Korenek, L. Polcak</i>	
<b>A Symbolic RTL Synthesis for LUT-based FPGAs .....</b>	102
<i>S. Deniziak, M. Wisniewski</i>	

## **SESSION V: MEMORY DESIGN AND TEST**

<b>Physical Design Oriented DRAM Neighborhood Pattern Sensitive Fault Testing.....</b>	108
<i>Y. Sfikas, Y. Tsiatouhas</i>	
<b>Using 3-valued Memory Representation for State Space Reduction in Embedded Assembly Code Model Checking.....</b>	114
<i>T. Reinbacher, M. Horauer, B. Schlich</i>	

## **POSTER SESSION II**

<b>An On-Line Testing Scheme for Repairing Purposes in Flash Memories.....</b>	120
<i>O. Ginez, J. Portal, H. Aziza</i>	

<b>Power Devices Current Monitoring Using Horizontal and Vertical Magnetic Force Sensor</b>	124
<i>M. Donoval, M. Daricek, J. Marek, V. Stopjakova</i>	
<b>Measurement of Power Supply Noise Tolerance of Self-timed Processor</b>	128
<i>K. Asada, T. Sogabe, T. Nakura, M. Ikeda</i>	
<b>Test Scheme for Switched-Capacitor Circuits by Digital Analyses</b>	132
<i>Y. Wen</i>	
<b>Structural Test of Programmed FPGA Circuits</b>	136
<i>M. Rozkovec, O. Novak</i>	
<b>Low Voltage Precharge CMOS Logic</b>	140
<i>Y. Berg, O. Mirmotahari</i>	
<b>MDCT / IMDCT Low Power Implementations in 90 nm CMOS Technology for MP3 Audio</b>	144
<i>P. Malik, M. Ufnal, A.W. Luczyk, M. Balaz, W.A. Pleskacz</i>	
<b>Effective Mars Rover Platform Design with Hardware/Software Co-design</b>	148
<i>G. Marosy, Z. Kovacs, G. Horvath</i>	

## **SESSION VI: POWER SUPPLY AND INTERCONNECT RELATED FAULTS**

<b>On the Role of the Power Supply as an Entry for Common Cause Faults—An Experimental Analysis</b>	152
<i>P. Tummeltshammer, A. Steininger</i>	
<b>An Analysis of the Timing Behavior of CMOS Digital Blocks under Simultaneous Switching Noise Conditions</b>	158
<i>F. Azais, Y. Bertrand, M. Renovell</i>	
<b>Effective BIST for Crosstalk Faults in Interconnects</b>	164
<i>T. Rudnicki, T. Garbolino, K. Gucwa, A. Hlawiczka</i>	

## **SESSION VII: INDUSTRIAL SESSION**

<b>MTPP - Modular Traffic Processing Platform</b>	170
<i>J. Halak, S. Ubik</i>	
<b>Simulation and Planning Method for On-Chip Power Distribution – An Industry Perspective</b>	174
<i>Q.K. Zhu, V. Bars</i>	
<b>Experience in Virtual Testing of RSD Cyclic A/D Converters</b>	178
<i>M. Kubar, O. Subrt, P. Martinek, J. Jakovenko</i>	
<b>A 1GHz-GBW Operational Amplifier for DVB-H Receivers in 65nm CMOS</b>	182
<i>H. Uhrmann, F. Schlogl, K. Schweiger, H. Zimmermann</i>	

## **SESSION VIII: STUDENT SESSION: RF AND HIGH SPEED CIRCUITS**

<b>0.5V 160-MHz 260uW All Digital Phase-Locked Loop</b>	186
<i>J. Liu, H. Huang, W. Yang, K. Cheng</i>	

<b>0.18 µm CMOS UWB LNA with New Feedback Configuration for Optimization Low Noise, High Gain and Small Area .....</b>	190
<i>Y.C. Chang, H.L. Kao, C.H. Kao, C.H. Yang, J.S. Fu, N.C. Karmakar, L.C. Chang</i>	

## **SESSION IX: STUDENT SESSION: MISCELLANEOUS**

<b>Hardware Solution of Chaos Based Image Encryption .....</b>	194
<i>J. Giesl, L. Behal, K. Vlcek</i>	
<b>Diagnosis of Faulty Units in Regular Graphs under the PMC Model.....</b>	198
<i>M. Manik, E. Gramatova</i>	
<b>All Digital Baseband 50 Mbps Data Recovery Using 5x Oversampling With 0.9 Data Unit Interval Clock Jitter Tolerance.....</b>	202
<i>S. Bushnaq, T. Nakura, M. Ikeda, K. Asada</i>	

## **POSTER SESSION III**

<b>Contactless Characterization of MEMS Devices Using Optical Microscopy.....</b>	206
<i>A. Timar, G. Bognar</i>	
<b>A Comprehensive Approach for Soft Error Tolerant Four State Logic .....</b>	210
<i>W. Friesenbichler, T. Panhofer, M. Delvai</i>	
<b>High-level Symbolic Simulation for Automatic Model Extraction .....</b>	214
<i>F. Ouchet, D. Borrione, K. Morin-Allory, L. Pierre</i>	
<b>Global Parametric Faults Identification with the use of Differential Evolution.....</b>	218
<i>P. Jantos, D. Grzechca, J. Rutkowski</i>	
<b>Forward and Backward Guarding in Early Output Logic.....</b>	222
<i>C. Brej, D. Edwards</i>	
<b>Logic Synthesis Method for Pattern Matching Circuits Implementation in FPGA with Embedded Memories .....</b>	226
<i>G. Borowik, T. Luba, B.J. Falkowski</i>	
<b>Contention-avoiding Custom Topology Generation for Network-on-Chip .....</b>	230
<i>S. Deniziak, R. Tomaszewski</i>	
<b>Enhanced LEON3 Core for Superscalar Processing.....</b>	234
<i>K. Marcinek, A.W. Luczyk, W.A. Pleskacz</i>	

## **SESSION X: ANALOG DESIGN AND SENSORS**

<b>Ultra Low-voltage Switched Current Mirror .....</b>	238
<i>Y. Berg, O. Mirmotahari</i>	
<b>Self-Timed Thermal Sensing and Monitoring of Multicore Systems.....</b>	242
<i>K.R. Vaddina, E. Nigussie, P. Liljieberg, J. Plosila</i>	
<b>A CMOS Bio-Impedance Measurement System.....</b>	248
<i>A. Yufera, A. Rueda</i>	

## **SESSION XI: OFF-LINE AND ON-LINE TESTING**

<b>An Enhanced FPGA-based Low-Cost Tester Platform Exploiting Effective Test Data Compression for SoCs.....</b>	254
<i>L. Ciganda, F. Abate, P. Bernardi, M. Bruno, M. Sonza Reorda</i>	
<b>Comprehensive Bridging Fault Diagnosis based on the SLAT Paradigm .....</b>	260
<i>Y. Benabboud, A. Bosio, L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel, L. Bouzaida, I. Izaute</i>	
<b>Round-Level Concurrent Error Detection Applied to Advanced Encryption Standard .....</b>	266
<i>F. Opritoiu, M. Vladutiu, M. Udrescu, L. Prodan</i>	

## **Author Index**