2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems

(DDECS)

Liberec, Czech Republic
15 – 17 April 2009

IEEE

IEEE Catalog Number: CFP09DDE-PRT
ISBN: 978-1-4244-3341-4

TABLE OF CONTENTS

INVITED TALKS

Design Tools and Circuit Solutions for Degradation-resilient Analog Circuits in Nanometer CMOS 1
G. Gielen

Cognitive Self-Adaptive Computing and Communication Systems: Test, Control and Adaptation 2
A. Chatterjee

Challenges for Test and Design for Test 3
A. Chichkov

POSTER SESSION I

An SOC Platform for ADC Test and Measurement 4
B. Mullane, V. O'Brien, C. MacNamee, T. Fleischmann

A Scheme of Logic Self Repair Including Local Interconnects 8
T. Koal, D. Scheit, H.T. Vierhaus

Investigating the Linearity of MOSFET-only Switched-capacitor ΔΣ Modulators Under Low-voltage Condition 12
F.A. Parsan, A. Ayatollahi, A. Abrishamifar

Comparison of Different Test Strategies on a Mixed-Signal Circuit 16
J. Brenkus, V. Stopjakova, R. Vanhooren, A. Chichkov

Case Study : A Class E Power Amplifier for ISO-14443A 20
E. De Mulder, W. Aerts, B. Preneel, I. Verbauwhede, G. Vandenbosch

Fast Congestion-aware Timing-driven Placement for Island FPGA 24
J. Zhao, Q. Zhou, Y. Cai

Analysis and Optimization of Ring Oscillator Using Sub-Feedback Scheme 28
H. Huang, F. Tsai

Improve Clock Gating through Power-Optimal Enable Function Selection 30
J. Chen, X. Wei, Y. Jiang, Q. Zhou

An Utilisation of Boolean Differential Calculus in Variables Partition Calculation for Decomposition of Logic Functions 34
S. Kolodzinski

SESSION 1: ATPG AND FAULT SIMULATION TECHNIQUES

A Fast Untestability Proof for SAT-based ATPG 38
D. Tille, R. Drechsler

The Impact of EFSM Composition on Functional ATPG 44
D. Bresolin, G. Di Guglielmo, F. Fummi, G. Pravadelli, T. Villa

An Efficient Fault Simulation Technique for Transition Faults in Non-Scan Sequential Circuits.....50
A. Bosio, P. Girard, S. Pravossoudovich, P. Bernardi, M.S. Reorda

SESSION II: ASYNCHRONOUS CIRCUIT DESIGN

Self-Timed Full Adder Designs based on Hybrid Input Encoding 56
P. Balasubramanian, D.A. Edwards, C. Brej

Optimization Concepts for Self-Healing Asynchronous Circuits 62
T. Panhofer, W. Friesenbichler, M. Delvai

Asynchronous Two-Level Logic of Reduced Cost.....68
I. Lemberski, P. Fiser

SESSION III: RF AND HIGH SPEED CIRCUIT DESIGN

Low-Voltage Low-Power Double Bulk Mixer for Direct Conversion Receiver in 65nm CMOS.....74
K. Schweiger, H. Uhrmann, H. Zimmermann

Low Voltage LNA Implementations in 90 nm CMOS Technology for Multistandard GNSS.....78
J. Gradzki, T. Borejko, W.A. Pleskacz

BIST Assisted Wideband Digital Compensation for MB-UWB Transmitters.....84
S.K. Devarakond, S. Sen, A. Chatterjee

SESSION IV: ARCHITECTURE AND SYMBOLIC RTL SYNTHESIS

Architecture Model for Approximate Palindrome Detection.....90
T. Martinek, J. Vozenilek, M. Lexa

Packet Header Analysis and Field Extraction for Multigigabit Networks.....96
P. Kobiersky, J. Korenek, L. Polcak

A Symbolic RTL Synthesis for LUT-based FPGAs 102
S. Deniziak, M. Wisniewski

SESSION V: MEMORY DESIGN AND TEST

Physical Design Oriented DRAM Neighborhood Pattern Sensitive Fault Testing.....108
Y. Sfikas, Y. Tsiatouhas

Using 3-valued Memory Representation for State Space Reduction in Embedded Assembly Code Model Checking.....114
T. Reinbacher, M. Horauer, B. Schlich

POSTER SESSION II

An On-Line Testing Scheme for Repairing Purposes in Flash Memories.....120
O. Ginez, J. Portal, H. Aziza

Power Devices Current Monitoring Using Horizontal and Vertical Magnetic Force Sensor 124
M. Donoval, M. Daricek, J. Marek, V. Stopjakova

Measurement of Power Supply Noise Tolerance of Self-timed Processor 128
K. Asada, T. Sogabe, T. Nakura, M. Ikeda

Test Scheme for Switched-Capacitor Circuits by Digital Analyses 132
Y. Wen

Structural Test of Programmed FPGA Circuits 136
M. Rozkovec, O. Novak

Low Voltage Precharge CMOS Logic 140
Y. Berg, O. Mirmotahari

MDCT / IMDCT Low Power Implementations in 90 nm CMOS Technology for MP3 Audio 144
P. Malik, M. Ufnal, A.W. Luczyk, M. Balaz, W.A. Pleskacz

Effective Mars Rover Platform Design with Hardware/Software Co-design 148
G. Marosy, Z. Kovacs, G. Horvath

SESSION VI: POWER SUPPLY AND INTERCONNECT RELATED FAULTS

On the Role of the Power Supply as an Entry for Common Cause Faults—An Experimental Analysis 152
P. Tummeltshammer, A. Steininger

An Analysis of the Timing Behavior of CMOS Digital Blocks under Simultaneous Switching Noise Conditions 158
F. Azais, Y. Bertrand, M. Renovell

Effective BIST for Crosstalk Faults in Interconnects 164
T. Rudnicki, T. Garbolino, K. Gucwa, A. Hlawiczka

SESSION VII: INDUSTRIAL SESSION

MTPP - Modular Traffic Processing Platform 170
J. Halak, S. Ubik

Simulation and Planning Method for On-Chip Power Distribution – An Industry Perspective 174
Q.K. Zhu, V. Bars

Experience in Virtual Testing of RSD Cyclic A/D Converters 178
M. Kubar, O. Subrt, P. Martinek, J. Jakovenko

A 1GHz-GBW Operational Amplifier for DVB-H Receivers in 65nm CMOS 182
H. Uhrmann, F. Schlogl, K. Schweiger, H. Zimmermann

SESSION VIII: STUDENT SESSION: RF AND HIGH SPEED CIRCUITS

0.5V 160-MHz 260uW All Digital Phase-Locked Loop 186
J. Liu, H. Huang, W. Yang, K. Cheng

0.18 μm CMOS UWB LNA with New Feedback Configuration for Optimization Low Noise, High Gain and Small Area 190
Y.C. Chang, H.L. Kao, C.H. Kao, C.H. Yang, J.S. Fu, N.C. Karmakar, L.C. Chang

SESSION IX: STUDENT SESSION: MISCELLANEOUS

Hardware Solution of Chaos Based Image Encryption 194
J. Giesl, L. Behal, K. Vlcek

Diagnosis of Faulty Units in Regular Graphs under the PMC Model 198
M. Manik, E. Gramatova

All Digital Baseband 50 Mbps Data Recovery Using 5x Oversampling With 0.9 Data Unit Interval Clock Jitter Tolerance 202
S. Bushnaq, T. Nakura, M. Ikeda, K. Asada

POSTER SESSION III

Contactless Characterization of MEMS Devices Using Optical Microscopy 206
A. Timar, G. Bognar

A Comprehensive Approach for Soft Error Tolerant Four State Logic 210
W. Friesenbichler, T. Panhofer, M. Delvai

High-level Symbolic Simulation for Automatic Model Extraction 214
F. Ouchet, D. Borrione, K. Morin-Allory, L. Pierre

Global Parametric Faults Identification with the use of Differential Evolution 218
P. Jantos, D. Grzechca, J. Rutkowski

Forward and Backward Guarding in Early Output Logic 222
C. Brej, D. Edwards

Logic Synthesis Method for Pattern Matching Circuits Implementation in FPGA with Embedded Memories 226
G. Borowik, T. Luba, B.J. Falkowski

Contention-avoiding Custom Topology Generation for Network-on-Chip 230
S. Deniziak, R. Tomaszewski

Enhanced LEON3 Core for Superscalar Processing 234
K. Marcinek, A.W. Luczyk, W.A. Pleskacz

SESSION X: ANALOG DESIGN AND SENSORS

Ultra Low-voltage Switched Current Mirror 238
Y. Berg, O. Mirmotahari

Self-Timed Thermal Sensing and Monitoring of Multicore Systems 242
K.R. Vaddina, E. Nigussie, P. Liljieberg, J. Plosila

A CMOS Bio-Impedance Measurement System 248
A. Yufera, A. Rueda

SESSION XI: OFF-LINE AND ON-LINE TESTING

An Enhanced FPGA-based Low-Cost Tester Platform Exploiting Effective Test Data Compression for SoCs.....254
L. Ciganda, F. Abate, P. Bernardi, M. Bruno, M. Sonza Reorda

Comprehensive Bridging Fault Diagnosis based on the SLAT Paradigm 260
Y. Benabboud, A. Bosio, L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel, L. Bouzaida, I. Izaute

Round-Level Concurrent Error Detection Applied to Advanced Encryption Standard.....266
F. Opritoiu, M. Vladutiu, M. Udrescu, L. Prodan

Author Index