

**2009 3rd ACM/IEEE  
International Symposium on  
Networks-on-Chip**

**(NoCS)**

**La Jolla, California, USA  
10 – 13 May 2009**



**IEEE Catalog Number: CFP09NOC-PRT  
ISBN: 978-1-4244-4142-6**

## Table of Contents

### 3<sup>rd</sup> ACM/IEEE International Symposium on Networks-on-Chip – NoCs 2009

Organizing Committee  
Program Committee  
Steering Committee  
Additional Reviewers  
Message from the Chairs

<b>Keynote 1:</b> .....	1
Ivo Bolsens, Sr. VP and CTO, Xilinx, Inc.	

#### Session 1: Routing

HiRA: A Methodology for Deadlock Free Routing in Hierarchical Networks on Chip .....	2
Rickard Holsmark, Shashi Kumar, Maurizio Palesi, Andres Mejia	
Using Adaptive Routing to Compensate for Performance Heterogeneity.....	12
Yury Markovsky, Yatish Patel, John Wawrzynek	
Fault-Tolerant Architecture and Deflection Routing for Degradable NoC Switches .....	22
Adan Kohler, Martin Radetzki	
Adaptive Stochastic Routing in Fault-tolerant On-chip Networks .....	32
Wei Song, Doug Edwards, Jose Nunez-Yanez, Sohini Dasgupta	
Static Virtual Channel Allocation in Oblivious Routing.....	38
Keun Sup Shim, Myong Hyon Cho, Michel Kinsky, Tina Wen, Mieszko Lis, G. Edward Suh, Srinivas Devadas	

#### Session 2: Performance and Energy

Analysis of Worst-case Delay Bounds for Best-effort Communication in Wormhole Networks on Chip .....	44
Yue Qian, Zhonghai Lu, Wenhua Dou	
Lookahead-Based Adaptive Voltage Scheme for Energy-Efficient On-Chip Interconnect Links.....	54
Bo Fu, David Wolpert, Paul Ampadu	
Recursive Partitioning Multicast: A Bandwidth-Efficient Routing for Networks -On-Chip .....	64
Lei Wang, Yuho Jin, Hyungjun Kim, Eun Jung Kim	
Analytical Modeling and Evaluation of On-Chip Interconnects Using Network Calculus.....	74
Mohamed Bakhouya, Suboh Suboh, Jaafar Gaber, Tarek El-Ghazawi	
Energy Efficient Application Mapping to NoC Processing Elements Operating at Multiple Voltage Levels.....	80
Pavel Ghosh, Arunabha Sen, Alexander Hall	

### Session 3: Poster Session

The Design of a Latency Constrained, Power Optimized NoC for a 4G SoC.....	86
Rudy Beraha, Isask'har Walter, Israel Cidon, Avinoam Kolodny	
Performance Evaluation of NoC Architectures for Parallel Workloads .....	87
Henrique Freitas, Marco Alves, Lucas Schnorr, Philippe Navaux	
Packet-Level Static Timing Analysis for NoCs.....	88
Evgeni Krimer, Mattan Erez, Isaac Keslassy, Avinoam Kolodny, Isask'har Walter	
Increasing NoC Power Estimation Accuracy through a Rate-Based Model .....	89
Guilherme Guindani, Cezar Reinbrecht, Thiago da Rosa, Fernando Moraes	
On-Chip Photonic Interconnects for Scalable Multi-core Architectures .....	90
Avinash Kodi, Randy Morris, Ahmed Louri, Xiang Zhang	
A Modeling and Exploration Framework for Interconnect Network Design in the Nanometer Era .....	91
Ajay Joshi, Fred Chen, Vladimir Stojanovic	
Power Reduction Through Physical Placement of Asynchronous Routers .....	92
Daniel Gebhardt and Kenneth Stevens	

### Session 4: Special Session: Networks-on-Chip in Emerging Interconnect Paradigms: Advantages And Challenges

Networks-on-Chip in Emerging Interconnect Paradigms: Advantages and Challenges.....	93
Luca Carloni, Partha Pande, Yuan Xie	

<b>Keynote 2:</b> .....	103
Andrew Chien, VP and Director of Research, Intel, Corp.	

### Session 5: 3D and Optical Networks

Analysis of Photonic Networks for a Chip Multiprocessor Using Scientific Applications .....	104
Gilbert Hendry, Shoaib Kamil, Aleksandr Biberman, Johnnie Chan, Benjamin Lee, Marghoob Mohiyuddin, Ankit Jain, Keren Bergman, Luca Carloni, John Kubiatoiwicz, Leonid Oliker, John Shalf	
Scalability of Network-on-Chip Communication Architecture for 3-D Meshes.....	114
Awet Yemane Weldezion, Matt Grange, Dinesh Pamunuwa, Zhonghai Lu, Axel Jantsch, Roshan Weerasekera, Hannu Tenhunen	
Silicon-Photonic Clos Networks for Global On-Chip Communication .....	124
Ajay Joshi, Christopher Batten, Yong-Jin Kwon, Scott Beamer, Imran Shamim, Krste Asanovic, Vladimir Stojanovic	
Contention-Free on-Chip Routing of Optical Packets .....	134
Somayyeh Koohi, Shaahin Hessabi	

### Session 6: Network Architecture

Connection-Centric Network for Spiking Neural Networks .....	144
Robin Emery, Alex Yakovlev, Graeme Chester	

A Communication and Configuration Controller for NoC-based Reconfigurable Data Flow Architecture .....	153
Fabien Clermidy, Romain Lemaire, Yvain Thonnart, Pascal Vivet	
Configurable Emulated Shared Memory Architecture for General Purpose MP-SOCs and NOC Regions .....	163
Martti Forsell	
Best of Both Worlds: A Bus-Enhanced NoC (BENoC) .....	173
Ran Manevich, Isask'har Walter, Israel Cidon, Avinoam Kolodny	

### Session 7: Flow Oriented Techniques

Flow-Aware Allocation for On-Chip Networks .....	183
Arnab Banerjee and Simon W. Moore	
CTC: An End-To-End Flow Control Protocol for Multi-Core Systems-on-Chip.....	193
Nicola Concer, Luciano Bononi, Michael Soulié, Riccardo Locatelli, Luca Carloni	
Performance and Power Efficient On-Chip Communication Using Adaptive Virtual Point-to-Point Connections.....	203
Mehdi Modarressi, Hamid Sarbazi-Azad, Arash Tavakkol	
<b>Keynote 3</b> .....	213
Anant Agarwal, MIT and CTO at Tiler Corp.	

### Session 8: Synchronization and Flow Control

A GALS Many-Core Heterogeneous DSP Platform with Source-Synchronous On-Chip Interconnection Network.....	214
Anh Tran, Dean Truong, Bevan Baas	
A Modular Synchronizing FIFO for NoCs.....	224
Tarik Ono, Mark Greenstreet	
Estimating Reliability and Throughput of Source-synchronous Wave-pipelined Interconnect .....	234
Paul Teehan, Guy Lemieux, Mark Greenstreet	
Comparing Tightly and Loosely Coupled Mesochronous Synchronizers in a NoC Switch Architecture .....	244
Daniele Ludovici, Alessandro Strano, Davide Bertozzi, Luca Benini, Georgi Gaydadjiev	
Dynamic Packet Fragmentation for Increased Virtual Channel Utilization in On-Chip Routers .....	250
Young Hoon Kang, Taek-Jun Kwon, Jeff Draper	

### Session 9: Links and Channels

Diagnosis of Interconnect Shorts in Mesh NoCs .....	256
Marcos Hervé, Érika Cota, Fernanda Kastensmidt, Marcelo Lubaszewski	
BiNoC: A Bidirectional NoC Architecture with Dynamic Self-Reconfigurable Channel .....	266
Ying-Cherng Lan, Shih-Hsin Lo, Yueh-Chi Lin, Yu-Hen Hu, Sao-Jie Chen	

Exploring Concentration and Channel Slicing in On-Chip Network Router .....276  
Prabhat Kumar, Yan Pan, John Kim, Gokhan Memik, Alok Choudhary

**Session 10: Panel Session**

**Author Index**