

2009 IEEE Workshop on Signal Propagation on Interconnects

(SPI)

**Strasbourg, France
12-15 May 2009**



**IEEE Catalog Number: CFP09SPI-PRT
ISBN: 978-1-4244-4490-8**

TABLE OF CONTENTS

SESSION 1: PACKAGING AND POWER INTEGRITY

Fast Analysis of Power Distribution Networks Using Waveform Relaxation	1
<i>R. Achar, M. Nakhla, A. Sridhar, H. Dhindsa, D. Paul</i>	
Characterization and Modeling of the Power Delivery Networks of Memory Chips	5
<i>I.S. Stievano, I.A. Maio, L. Rigazio, F.G. Canavero, R. Izzi, A. Girardi, T. Lessio, A. Conci, T. Cunha, H. Teixeira, J.C. Pedro</i>	

SESSION 2: TRANSMISSION LINES AND HIGH-SPEED CHANNELS

Experimental Validation of the Rc-interconnect Effect Equalization with Negative Group Delay Active Circuit in Planar Hybrid Technology	9
<i>B. Ravelo, A. Perennee, M. Le Roy</i>	
Multi-gigabit Serial Link Emissions and Mobile Terminal Antenna Interference	13
<i>M. Voutilainen, M. Rouvala, P. Kotiranta, T. Rauner</i>	
Compromised Impedance Match Design for Signal Integrity of Pogo Pins Structures with Different Signal-ground Patterns	17
<i>R.B. Sun, R.B. Wu, S.W. Hsiao</i>	

SESSION 3: 3DMODELING

An Equivalent Circuit Model for the Identification of the Stub Resonance Due to Differential Vias on Pcb	21
<i>V. Ricchiuti, F. Paulis, A. Orlandi</i>	
High Frequency Characterization and Modeling of High Density Tsv in 3d Integrated Circuits	25
<i>C. Bemon, L. Cadix, A. Farcy, T. Lacrevez, P. Leduc, B. Flechet</i>	
Spi Proceedings: Investigation of the Interactions Between Vias and the Power-bus	29
<i>G. Heinrich, S. Dickmann</i>	

SESSION 4: NEW INTERCONNECT TECHNOLOGY

Signal Integrity Analysis of Carbon Nanotube On-chip Interconnects	33
<i>A.G. Chiariello, A. Maffucci, G. Miano</i>	
Self-consistent Simulation of Optoelectronic Circuits Using a Spice-like Framework	37
<i>P. Gunupudi, T. Smy, J. Klein, J. Jakubczyk</i>	
Signal Integrity of Femtosecond Pulses Patterns in a 500gb/s All-optical Demultiplexer for Otdm Interconnections by Using Nonlinearities in Semiconductor Optical Amplifiers	39
<i>C. Crognale, A. Giansante</i>	

SESSION 5: LINEAR MACROMODELING

Parameterized Macromodels of Multiconductor Transmission Lines	43
<i>G. Antonini, F. Ferranti, T. Dhaene, L. Knockaert</i>	
Black-box Identification of Delay-based Macromodels from Measured Terminal Responses.....	47
<i>P. Triverio, S. Grivet-Talocia, A. China</i>	
Modeling Multi-port Systems from Frequency Response Data Via Tangential Interpolation.....	51
<i>S. Lefteriu, A. Antoulas</i>	
Passivity Verification and Enforcement of Delayed Rational Function Macromodels from Networks Characterized by Tabulated Data	55
<i>A. Charest, M. Nakhla, R. Achar, C. Chen</i>	

SESSION 6: ON-CHIP INTERCONNECTS

Polarization Mode Basis Functions for Modeling Insulator-coated Through-silicon Via (tsv) Interconnections.....	59
<i>K. Han, M. Swaminathan</i>	
Equivalent Victim Model of the Coupled Interconnects for Simulating Crosstalk Induced Glitches and Delays	63
<i>S. Hasan, A. Palit, W. Anheier</i>	
On the Quantification and Improvement of the Models for Surface Roughness	67
<i>B. Curran, I. Ndip, S. Guttowski, H. Reichl</i>	

SESSION 7: SIGNAL AND POWER INTEGRITY

Differential to Common Mode Conversion Due to Asymmetric Ground Via Configurations	71
<i>R. Rimolo-Donadio, X. Duan, H.D. Bruns, C. Schuster</i>	
Supply Voltage Drop Study Considering On-chip Self Inductance of a 32-bit Processor's Power Grid.....	75
<i>D. Andersson, B. Nilsson, J. Pihl, L. Svensson, P. Larsson-Edefors</i>	
Extraction of Broadband Error Boxes for Microprobes and Recessed Probe Launches for Measurement of Printed Circuit Board Structures.....	79
<i>M. Kotzev, R. Rimolo-Donadio, C. Schuster</i>	
Identification of Interconnect Failure Mechanisms Using Rf Impedance Analysis	83
<i>D. Kwon, M. Azarian, M. Pecht</i>	

SESSION 8: LINEAR MACROMODELING

On the Construction of Uniformly Stable Multivariate Interconnect Macromodels	87
<i>P. Triverio, S. Grivet-Talocia, M.S. Nakhla</i>	
Fast Passivity Enforcement Technique for Common-pole S-parameter Multiport Systems.....	91
<i>D. Deschrijver, T. Dhaene</i>	
Vector Fitting Vs. Levenberg-marquardt : Some Experiments	93
<i>L. Knockaert, F. Ferranti, T. Dhaene</i>	

Identifying Bands of Passivity Violations for Scattering-based Macromodels by a Half-size Test Matrix	97
<i>B. Gustavsen</i>	

SESSION 9: INTERCONNECT MODELING

Conductor Modeling with the Surface Admittance Operator of Triangles	101
<i>T. Demeester, D. Zutter</i>	
Acceleration of Transverse Waveform Relaxation Using Waveform Compression	103
<i>T. Maestri, I.M. Elfadel, A. Ruehli</i>	

POSTER SESSION

Modeling the Interconnection of a Pseudo-differential Link Using a Wide Return Conductor	107
<i>F. Broyde, E. Clavelier</i>	
Sensitivity of Output Response to Geometrical Dimensions in Vlsi Interconnects	111
<i>A. Ligocka-Wardzinska, W. Bandurski</i>	
Low-impedance and High-q Transmission Line for Mmw Vco	115
<i>Y. Nomiya, W. Chaivipas, K. Okada, A. Matsuzawa</i>	
Spi Proceedings: Ber Simulation for High-speed Serial Links with Crosstalk, Noise, Isi and Jitter Using Quasi-analytical Method	119
<i>D. Lu, C. Huang, X. Dong, D. Hu</i>	
Integral Power Net Integrity Analysis of a Packaged U-controller System Including the U-controller On-chip Power Net Distribution	122
<i>E. Miersch, M. Goekcen, T. Steinecke</i>	
Effect of Underlayer Dummy Fills on On-chip Transmission Line	126
<i>A. Tsuchiya, H. Onodera</i>	
Towards Supply-grid-based Derating of Timing Margins	130
<i>L. Svensson, J. Pihl, D. Andersson, B. Nilsson, P. Larsson-Edefors</i>	
Analysis of Emi Dependence on Signal Duty and Supplied Voltage	132
<i>P. Lee, J.K. Wee, K.Y. Lee, I. Song, B.G. Kim</i>	
Measurement and Simulation Correlation of Backplane Serdes Channel	136
<i>P. Qu</i>	

Author Index