

2009 IEEE Computer Society Annual Symposium on VLSI

(ISVLSI)

**Tampa, Florida, USA
13 – 15 May 2009**



**IEEE Catalog Number: CFP09179-PRT
ISBN: 978-1-4244-4408-3**

**Copyright © 2009 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP09179-PRT
ISBN 13: 978-1-4244-4408-3

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

2009 IEEE Computer Society Annual Symposium on VLSI

ISVLSI 2009

Table of Contents

Conference Information

Session 1A: Advanced Mixed Signal Design

Overview of the Scalable Communications Core: A Reconfigurable Wireless Baseband in 65nm CMOS	1
<i>Anthony Chun, Kyle McCanta, Edgar Borrayo Sandoval, and Kapil Gulati</i>	
Reduction of Current Mismatch in PLL Charge Pump	7
<i>H. Md. Shuaeb Fazeel, Leneesh Raghavan, Chandrasekaran Srinivasaraman, and Manish Jain</i>	
Low Phase-Noise and Wide Tuning-Range CMOS Differential VCO for Frequency $\Delta\Sigma$ Modulator.....	13
<i>Tuan Vu Cao, Dag T. Wisland, Tor Sverre Lande, and Farshad Moradi</i>	

Session 1B: Novel System Design Trends with Emerging Technologies

A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip	19
<i>Huaxi Gu, Kwai Hung Mo, Jiang Xu, and Wei Zhang</i>	
High Performance Non-blocking Switch Design in 3D Die-Stacking Technology	25
<i>Dean L. Lewis, Sudhakar Yalamanchili, and Hsien-Hsin S. Lee</i>	
Leakage Power and Side Channel Security of Nanoscale Cryptosystem-on-Chip (CoC)	31
<i>Amir Khatib Zadeh and Catherine Gebotys</i>	

Session 2A: Physical Design

Context-aware Post Routing Redundant Via Insertion	37
<i>Po-Heng Chu, Rung-Bin Lin, Da-Wei Hsu, Yu-Hsing Chen, and Wei-Chih Tseng</i>	
Efficient Rerouting Algorithms for Congestion Mitigation	43
<i>M.A.R. Chaudhry, Z. Asad, A. Sprintson, and J. Hu</i>	

A Non-Uniform Grid Based Ground Plane Model for High Performance Nodes: The Impact of Heterogeneous Cores on Ground Voltage Gradient	49
<i>Venkateswaran Nagarajan, Ravindhiran Mukundrajan, Mrigank Sharma, and Badrinarayanan Ravi</i>	

Session 2B: Reconfigurable Systems

On-the-Fly Evaluation of FPGA-Based True Random Number Generator	55
<i>Renaud Santoro, Olivier Sentieys, and Sébastien Roy</i>	
Lifetime Reliability Aware Design Flow Techniques for Dual-Vdd Based Platform FPGAs	61
<i>Prasanth Mangalagiri and Vijaykrishnan Narayanan</i>	
A Self-Reconfigurable Platform for Scalable DCT Computation Using Compressed Partial Bitstreams and BlockRAM Prefetching	67
<i>Jian Huang and Jooheung Lee</i>	

Poster Session

High-Speed Low-Current Duobinary Signaling Over Active Terminated Chip-to-Chip Interconnect	73
<i>Vijaya Sankara Rao Pasupureddi, Pradip Mandal, and Sunil Sachdev</i>	
Modern Floorplanning with Boundary Clustering Constraint	79
<i>Li Li, Yuchun Ma, Ning Xu, Yu Wang, and Xianlong Hong</i>	
An Efficient Hardware Architecture for Multimedia Encryption and Authentication Using the Discrete Wavelet Transform	85
<i>Amit Pande and Joseph Zambreño</i>	
A New Placement Algorithm for Reduction of Soft Errors in Macrocell Based Design of Nanometer Circuits	91
<i>Koustav Bhattacharya and Nagarajan Ranganathan</i>	
Maximally Redundant High-Radix Signed-Digit Adder: New Algorithm and Implementation	97
<i>Somayeh Timarchi, Keivan Navi, and Omid Kavehei</i>	
Transition Inversion Based Low Power Data Coding Scheme for Synchronous Serial Communication	103
<i>Abinesh R., Bharghava R., and M.B. Srinivas</i>	
On-line MPSoC Scheduling Considering Power Gating Induced Power/Ground Noise	109
<i>Yan Xu, Weichen Liu, Yu Wang, Jiang Xu, Xiaoming Chen, and Huazhong Yang</i>	
Hardware Design of the H.264/AVC Variable Block Size Motion Estimation for Real-Time 1080HD Video Encoding	115
<i>Roger Porto, Luciano Agostini, and Sergio Bampi</i>	
Dual-Sum Single-Carry Self-Timed Adder Designs	121
<i>P. Balasubramanian and D.A. Edwards</i>	

Session 3A: VLSI Design Issues

Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations	127
<i>Jins D. Alexander and Vishwani D. Agrawal</i>	
Comparative Analysis of Timing Yield Improvement under Process Variations of Flip-Flops Circuits	133
<i>Hassan Mostafa, Mohab Anis, and Mohamed Elmasry</i>	
Testing Circuit-Partitioned 3D IC Designs	139
<i>Dean L. Lewis and Hsien-Hsin S. Lee</i>	

Session 3B: Embedded System Design

Dynamic Reconfiguration of Two-Level Caches in Soft Real-Time Embedded Systems	145
<i>Weixun Wang and Prabhat Mishra</i>	
Scheduling for an Embedded Architecture with a Flexible Datapath	151
<i>Thomas Schilling, Magnus Själander, and Per Larsson-Edefors</i>	
Mapping Data and Code into Scratchpads from Relocatable Binaries	157
<i>Alexandre K.I. Mendonca, Daniel P. Volpato, José Luis Güntzel, and Luiz C.V. Santos</i>	

Session 4A: Compression, IP Protection, and Verification

Lossless Compression Using Efficient Encoding of Bitmasks	163
<i>Chetan Murthy and Prabhat Mishra</i>	
Secure Leakage-Proof Public Verification of IP Marks in VLSI Physical Design	169
<i>Debasri Saha and Susmita Sur-Kolay</i>	
Synchronization-Based Abstraction Refinement for Modular Verification of Asynchronous Designs	175
<i>Hao Zheng, Haiqiong Yao, and Tomohiro Yoneda</i>	

Session 4B: Architecture-Level Design Solutions

An Analytical Model to Study Optimal Area Breakdown between Cores and Caches in a Chip Multiprocessor	181
<i>Taecheol Oh, Hyunjin Lee, Kiyeon Lee, and Sangyeun Cho</i>	
Inducing Thermal-Awareness in Multicore Systems Using Networks-on-Chip	187
<i>David Atienza and Emilio Martinez</i>	
A Novel Low Area Overhead Body Bias FPGA Architecture for Low Power Applications	193
<i>Sungmin Bae, Ramakrishnan Krishnan, and Vijaykrishnan Narayanan</i>	

Session 5A: Advanced High-Performance Design Techniques

High Speed Parallel Architecture for Cyclic Convolution Based on FNT	199
<i>Jian Zhang and Shuguo Li</i>	
A High-Speed GCD Chip: A Case Study in Asynchronous Design	205
<i>Gennette Gill, John Hansen, Ankur Agiwal, Leandra Vicci, and Montek Singh</i>	
A High Performance Unified BCD and Binary Adder/Subtractor	211
<i>Anshul Singh, Aman Gupta, Sreehari Veeramachaneni, and M.B. Srinivas</i>	

Session 5B: Emerging Devices for Memory Design and Nanocomputing

Thermal-Assisted Spin Transfer Torque Memory (STT-RAM) Cell Design Exploration	217
<i>Hai Li, Haiwen Xi, Yiran Chen, John Stricklin, Xiaobin Wang, and Tong Zhang</i>	
The Ternary Quantum-dot Cellular Automata Memorizing Cell	223
<i>Primoz Pecar, Miha Janez, Nikolaj Zimic, Miha Mraz, and Iztok Lebar Bajec</i>	
Design of Efficient Reversible Binary Subtractors Based on a New Reversible Gate	229
<i>Himanshu Thapliyal and Nagarajan Ranganathan</i>	

Poster Session

NoC Power Optimization Using a Reconfigurable Router	235
<i>Caroline Concatto, Debora Matos, Luigi Carro, Fernanda Kastensmidt, Altamiro Susin, and Marcio Kreutz</i>	
Synthesis Oriented Scheduling of Multiparty Rendezvous in Transaction Level Models	241
<i>Vyas Venkataraman, Di Wang, Atabak Mahram, Wei Qin, Mrinal Bose, and Jayanta Bhadra</i>	
Power-Efficient Body-Coupled Self-Cascode LC Oscillator for Low-Power Injection-Locked Transmitter Applications	247
<i>Mohammad Rafiqul Haider and Syed Kamrul Islam</i>	
Energy-Efficient Encoding for High-Performance Buses with Staggered Repeaters	252
<i>Sharath Jayaprakash and Nihar R. Mahapatra</i>	
All Digital Duty Cycle Correction Circuit in 90nm Based on Mutex	258
<i>Swathi Ramasahayam and M.B. Srinivas</i>	
A Process Variation Tolerant Self-Compensating Sense Amplifier Design	263
<i>Aarti Choudhary and Sandip Kundu</i>	
An 8-bit 1.8 V 500 MSPS CMOS Segmented Current Steering DAC	268
<i>Santanu Sarkar and Swapna Banerjee</i>	
Floorplan Driven High Level Synthesis for Crosstalk Noise Minimization in Macro-cell Based Designs	274
<i>Hariharan Sankaran and Srinivas Katkoori</i>	

Low Cost and Memoryless CAVLD Architecture for H.264/AVC Decoder	280
--	-----

*Thaisa Leal da Silva, João Alberto Vortmann, Luciano Volcan Agostini,
Altamiro Amadeu Susin, and Sergio Bampi*

Session 6B: Design for Reliability

TEPS: Transient Error Protection Utilizing Sub-word Parallelism	286
---	-----

Seokin Hong and Soontae Kim

A Low Cost Low Power Quaternary LUT Cell for Fault Tolerant Applications in Future Technologies	292
--	-----

Eduardo Luis Rhod and Luigi Carro

Variation Aware Routing for Three-Dimensional FPGAs	298
---	-----

Chen Dong, Scott Chilstedt, and Deming Chen

Increasing the Sensitivity of On-Chip Digital Thermal Sensors with Pre-Filtering	304
---	-----

Zhimin Chen, Raghunandan Nagesh, Anand Reddy, and Patrick Schaumont

Author Index