

# **2009 International Symposium on VLSI Design, Automation and Test**

## **(VLSI-DAT)**

**Hsinchu, Taiwan**  
**28 – 30 April 2009**



**IEEE Catalog Number:** CFP09847-PRT  
**ISBN:** 978-1-4244-2781-9

**Copyright © 2009 by the Institute of Electrical and Electronic Engineers, Inc  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\*This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP09847-PRT
ISBN 13:	978-1-4244-2781-9
Library of Congress No.:	2008906675

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

## TABLE OF CONTENTS

### **JOINT PLENARY**

<b>The Future of Semiconductor Industry- A Foundry's Perspective.....</b>	<b>1</b>
<i>Fang-Churng Tseng</i>	
<b>From Living Fater to Living Better .....</b>	<b>2</b>
<i>R. P. de Vries</i>	

### **DAT PLENARY**

<b>Microscopic Wireless - Exploring the Boundaries of Ultra Low-Power Design.....</b>	<b>4</b>
<i>J. M. Rabaey</i>	
<b>Semiconductor Industry Prosperity Trough Deeper Horizontal Collaborations .....</b>	<b>5</b>
<i>T. Iizuka</i>	

### **INDUSTRY SESSION 1: BUILDING THE NEXT-GENERATION HIGH-PERFORMANCE CPU**

<b>Challenges in Microprocessor Physical and Power Management Design.....</b>	<b>9</b>
<i>G. K. Konstadinidis</i>	
<b>Implementation and Verification Practices of DVFS and Power Gating.....</b>	<b>13</b>
<i>S.-H. Chen, J.-Y. Lin</i>	
<b>Toward the Integration of Incremental Physical Synthesis Optimizations.....</b>	<b>17</b>
<i>G.-J. Nam, D. Papa, M. Moffitt, C. Alpert</i>	
<b>The Evolution of Interconnect Management in Physical Synthesis.....</b>	<b>21</b>
<i>P. Saxena</i>	

### **INDUSTRY SESSION 2: BREAKING THROUGH THE CHIP-TO-CHIP INTERCONNECT WALL**

<b>The Future of Electrical I/O for Microprocessors.....</b>	<b>25</b>
<i>F. O'Mahony, G. Balamurugan, J. E. Jaussi</i>	
<b>Communication in Macrochips Using Silicon Photonics for High-Performance and Low-Energy Computing.....</b>	<b>29</b>
<i>J. E. Cunningham, A. V. Krishnamoorthy, X. Zheng, G. Li, R. Ho, J. Lexau, I. Shubin, K. Raj</i>	
<b>Past, Present and Future of RF Design in Wireless Communication .....</b>	<b>30</b>
<i>G. Chien, K. L. Loh</i>	
<b>Enabling Technologies for Multi-Chip Integration Using Proximity Communication.....</b>	<b>33</b>
<i>A. Chow, D. Hopkins, R. Drost, R. Ho</i>	

## **SESSION W1: REGULATORS**

<b>A Compact Rail-to-Rail Buffer with Current Positive-Feedback for LCD Source Driver.....</b>	37
<i>J.-H. Wang, H.-Y. Zheng, C.-H. Tsai, C.-T. Chang, C.-C. Lee, C.-Y. Wang</i>	
<b>New Design Method of Low Power Over Current Protection Circuit for Low Dropout Regulator.....</b>	41
<i>S. Heng, W. Tung, C.-K. Pham</i>	
<b>Digital PWM Controller for SIDO Switching Converter with Time-Multiplexing Scheme.....</b>	46
<i>C.-W. Leng, C.-H. Yang, C.-H. Tsai</i>	

## **SESSION W2: TESTING 1**

<b>Static and Dynamic Test Power Reduction in Scan-Based Testing .....</b>	50
<i>S.-J. Wang, S.-J. Huang, K. S.-M. Li</i>	
<b>iScan: Indirect-Access Scan Test over HOY Test Platform .....</b>	54
<i>C.-W. Tzeng, C.-Y. Lin, S.-Y. Huang, C.-T. Huang, J.-J. Liou, H.-P. Ma, P.-C. Huang, C.-W. Wu</i>	
<b>On Calculation of Delay Range in Fault Simulation for Test Cubes .....</b>	58
<i>S. Kajihara, S. Oku, K. Miyase, X. Wen, Y. Sato</i>	

## **SESSION W3: MEMORY AND COMMUNICATION ARCHITECTURES FOR SOCS**

<b>Allocation of Scratch-Pad Memory in Priority-Based Multi-Task Systems .....</b>	62
<i>H. Takase, H. Tomiyama, H. Takada</i>	
<b>Fault-Tolerant Router with Built-in Self-test/Self-diagnosis and Fault-isolation Circuits for 2D-mesh Based Chip Multiprocessor Systems.....</b>	66
<i>S.-Y. Lin, W.-C. Shen, C.-C. Hsu, C.-H. Chao, A.-Y. Wu</i>	
<b>On Chip Communication Architecture Based Thermal Management for SoCs .....</b>	70
<i>A. Gupta, S. Pasricha, N. Dutt, F. Kurdahi, K. Khouri, M. Abadir</i>	

## **SESSION W4: RF & MILLIMETER-WAVE DESIGN**

<b>A Wireless Power Telemetry with Self-Calibrated Resonant Frequency .....</b>	74
<i>W.-J. Huang, C.-L. Chen, S.-I. Liu</i>	
<b>Glass Carrier SOP Technology Demonstrated by Design of a 19 GHz 3.8 dB CMOS LNA .....</b>	78
<i>L. Aspemyr, H. Sjöland, D. Berthiot, J.-P. Proot</i>	
<b>Low-Power 48GHz CMOS VCO and 60-GHz CMOS LNA for 60-GHz Dual-Conversion Receiver.....</b>	82
<i>Y.-S. Lin, T.-H. Chang, C.-Z. Chen, C.-C. Chen, H.-Y. Yang, S. S. Wong</i>	
<b>Miniature 60-GHz-Band Bandpass Filter with 2.55-dB Insertion-Loss Using Standard 0.13 µm CMOS Technology .....</b>	86
<i>M.-C. Lu, J.-F. Chang, L.-C. Lu, Y.-S. Lin</i>	

## **SPECIAL SESSION 1: ELECTRONIC SYSTEM LEVEL**

<b>Virtual Prototyping Increases Productivity - A Case Study.....</b>	90
<i>P. Avss, S. Prasant, R. Jain</i>	
<b>Refinement and Reuse of TLM 2.0 Models: The Key for ESL Success.....</b>	96
<i>V. Reyes</i>	
<b>Adaptive Simulated Annealer for High Level Synthesis Design Space Exploration .....</b>	100
<i>B. C. Schafer, T. Takenaka, K. Wakebayashi</i>	

## **SESSION W5: PHYSICAL DESIGN AND MANUFACTURABILITY**

<b>Circuit Acyclic Clustering with Input/Output Constraints and Applications .....</b>	104
<i>R.-B. Lin, T.-H. Lin, S.-A. Wu</i>	
<b>A Detailed Router for Hierarchical FPGAs Based on Simulation Evolution.....</b>	108
<i>K. Zhu, Y. Cai, Q. Zhou, X. Hong</i>	
<b>A Bias-Driven Approach for Automated Design of Operational Amplifiers .....</b>	112
<i>C.-W. Lin, P.-D. Sue, Y.-T. Shyu, S.-J. Chang</i>	
<b>Coupling- and ECP-Aware Metal Fill Improving Layout Uniformity in Copper CMP.....</b>	116
<i>Y.-L. Co, H.-M. Chen, Y.-K. Cheng</i>	

## **SESSION W6: LOW-POWER ANALOG TECHNIQUES**

<b>Visual Prostheses: Current Progress and Challenges.....</b>	120
<i>L. Theogarajan, D. Shire, S. Kelly, J. L. Wyatt, J. Rizzo III</i>	
<b>A Current Compensation Reference Oscillator.....</b>	124
<i>W.-J. Li, S.-J. Chang, Y.-Z. Lin</i>	
<b>Improved SPICE Macromodel of Phase Change Random Access Memory .....</b>	128
<i>H.-L. Chang, H.-C. Chang, S.-C. Yang, H.-C. Tsai, H.-C. Li, C. W. Liu</i>	

## **SPECIAL SESSION 2: MM-WAVE CIRCUIT AND VCOS**

<b>Transforming RF and mm-Wave CMOS Circuits.....</b>	132
<i>A. M. Niknejad, D. Chowdhury</i>	
<b>Low-Voltage Transformer-Based CMOS VCOs and Frequency Dividers .....</b>	136
<i>A. W. L. Ng, S. Rong, H. Zheng, H. C. Luong</i>	
<b>A 57-GHz CMOS VCO with 185.3% Tuning-Range Enhancement Using Tunable LC Source-Degeneration.....</b>	140
<i>C.-W. Tsou, C.-C. Chen, Y.-S. Lin</i>	

## **SESSION W7: DIGITAL CIRCUIT TECHNIQUES**

<b>Novel FFT Processor with Parallel-In-Parallel-Out in Normal Order.....</b>	144
<i>H.-S. Hu, H.-Y. Chen, S.-J. Jou</i>	
<b>Cost Efficient FEQ Implementation for IEEE 802.16a OFDM Tranceiver.....</b>	148
<i>C.-H. Lin, Y.-H. Lin, C.-F. Wu, M.-T. Shieue, C.-K. Wang</i>	

<b>A Low-Jitter All-Digital Phase-Locked Loop Using a Suppressive Digital Loop Filter .....</b>	152
<i>H.-J. Hsu, S.-Y. Huang</i>	
<b>Timing Control Degradation and NBTI/PBTI Tolerant Design for Write-Replica Circuit in Nanoscale CMOS SRAM.....</b>	156
<i>S.-C. Yang, H.-I. Yang, C.-T. Chuang, W. Hwang</i>	

## **SESSION T1: MODERN SYNTHESIS AND VERIFICATION**

<b>Logic Synthesis for Better Than Worst-case Designs.....</b>	160
<i>J. Cong, K. Minkovich</i>	
<b>Leakage Reductino, Variation Compensation Using Partition-based Tunable Body-Biasing Techniques .....</b>	164
<i>P.-Y. Chen, C.-C. Fang, T. T. Hwang, H.-P. Ma</i>	
<b>Rewired Retiming for Free Flip-Flop Reductions without Delay Penalty.....</b>	168
<i>M. Jiang, W.-C. Tang, E. F. Y. Young, Y. L. Wu</i>	

## **SPECIAL SESSION 3: SILICON DEBUGGING/DESIGN VALIDATION**

<b>Exploiting Advanced Fault Localization Methods for Yield &amp; Reliability Learning on SoCs.....</b>	172
<i>D. Appello</i>	
<b>A Network-on-Chip Monitoring Infrastructure for Communication-centric Debug of Embedded Multi-Processor SoCs .....</b>	177
<i>B. Vermeulen, K. Goossens</i>	
<b>Software-enabled Design Visibility Enhancement for Failure Analysis Process Improvement .....</b>	181
<i>C.-C. Yen, S.-T. Lin, K. Yang, J. Peillat, P. Gibson, E. Auvray</i>	

## **SESSION T2: BASEBAND AND FEC CIRCUITS**

<b>VLSI Design of Spread Spectrum Encoding Low Power RFID Tag Baseband Processor .....</b>	185
<i>Z. Qiuling, Z. Chun, W. Xiaohui, W. Ziqiang, L. Fule, W. Zhihua</i>	
<b>High-Convergence-Speed Low-Computation-Complexity SVD Algorithm for MIMO-OFDM Systems.....</b>	189
<i>C.-Z. Zhan, K.-Y. Jheng, Y.-L. Chen, T.-J. Jheng, A.-Y. Wu</i>	
<b>Design of High-Speed Errors-and Erasures Reed-Solomon Decoders for Multi-Mode Applications .....</b>	193
<i>H.-K. Lu, M.-D. Shieh, W.-H. Kuo</i>	
<b>An Area-Efficient Parallel Turbo Decoder Based on Contention Free Algorithm.....</b>	197
<i>K.-H. Tseng, H.-T. Chuang, S.-Y. Tseng, W.-C. Fang</i>	

## **SESSION T3: DATA CONVERTERS**

<b>A 6-GS/s, 6-bit, At-speed Testable ADC and DAC Pair in 0.13?<math>\mu</math>m CMOS.....</b>	201
<i>C.-K. Ho, H.-C. Hong</i>	
<b>A 6-bit 1GS/s Low-Power Flash ADC .....</b>	205
<i>Y.-C. Lien, Y.-Z. Lin, S.-J. Chang</i>	

<b>A 6-bit 220-MS/s Time-Interleaving SAR ADC in 0.18-<math>\mu</math>m Digital CMOS Process .....</b>	209
<i>C.-C. Liu, Y.-T. Huang, G.-Y. Huang, S.-J. Chang, C.-M. Huang, C.-H. Huang</i>	

## **SESSION T4: PLL AND DIVIDER**

<b>A Frequency Synthesizer for Mode-1 MB-OFDM UWB Applications .....</b>	213
<i>J.-Y. Chang, C.-W. Fan, S.-I. Liu</i>	
<b>Implementation of 6-Port 3D Transformer in Injection-Locked Frequency Divider .....</b>	217
<i>S.-L. Jang, C.-W. Tai, C.-C. Liu</i>	
<b>An 18.7mW 10-GHz Phase-Locked Loop Circuit in 0.13-<math>\mu</math>m CMOS .....</b>	221
<i>J.-W. Tseng, J.-M. Wu</i>	

## **SESSION T5: SOC DESIGN TECHNIQUES AND AMPLIFICATIONS**

<b>A High-Throughput Radix-4 Log-MAP Decoder With Low Complexity LLR Architecture.....</b>	225
<i>H.-T. Chuang, K.-H. Tseng, W.-C. Fang</i>	
<b>Efficient Two-Layered Cycle-Accurate Modeling Technique for Processor Family with Same Instruction Set Architecture .....</b>	229
<i>C.-D. Chiang, J.-D. Huang</i>	
<b>Content-Aware Energy Prediction for Video Streaming in Mobile Devices.....</b>	233
<i>Y.-C. Li, H.-H. Li, H.-L. Li, C.-L. Yang</i>	

## **SESSION T6: ADC & CLOCKING**

<b>A Continuous-Time Delta-Sigma Modulator Using Feedback Resistors .....</b>	237
<i>Y.-C. Lin, W.-H. Hsieh, C.-C. Hung</i>	
<b>A Third-Order Continous-Time Sigma-Delta Modulator for Bluetooth .....</b>	241
<i>W.-L. Yang, W.-H. Hsieh, C.-C. Hung</i>	
<b>An All-Digital Clock Generator for Dynamic Frequency Scaling .....</b>	245
<i>W.-M. Lin, C.-C. Chen, S.-I. Liu</i>	

## **SESSION T7: TESTING II**

<b>An Efficient Multi-Phase Test Technique to Perfectly Prevent Over-Detection of Acceptable Faults for Optimal Yield Improvement via Error-Tolerance.....</b>	249
<i>T.-Y. Hsieh, K.-J. Lee, M. A. Breuer</i>	
<b>A Built-In Self-Repair Method for RAMs in Mesh-Based NoCs .....</b>	253
<i>H.-N. Liu, Y.-J. Huang, J.-F. Li</i>	
<b>Co-Calibration of Capacitor Mismatch and Comparator Offset for 1-Bit/Stage Pipelined ADC .....</b>	257
<i>X.-L. Huang, P.-Y. Kang, Y.-C. Yu, J.-L. Huang</i>	
<b>Built-In Self-Repair Techniques for Content Addressable Memories.....</b>	261
<i>G.-Q. Lin, Z.-Y. Wang, S.-K. Lu</i>	

## **SESSION T8: VIDEO AND IMAGE PROCESSING**

<b>Scalable and Low Cost Design Approach for Variable Block Size Motion Estimation (VBSME)</b>	265
<i>H. Parandeh-Afshar, P. Brisk, P. Jenne</i>	
<b>An Area Efficient Shared Synapse Cellular Neural Network for Low Power Image Processing</b>	269
<i>J. Oh, S. Lee, J.-Y. Kim, H.-J. Yoo</i>	
<b>A Reconfigurable Architecture for Entropy Decoding and IDCT in H.264</b>	273
<i>C.-C. Lo, S.-T. Tsai, M.-D. Shieh</i>	
<b>A 1.55ns 0.015mm<sup>2</sup> 64-bit Quad Number Comparator</b>	277
<i>M. Kim, J.-Y. Kim, H.-J. Yoo</i>	

## **POSTER SESSION**

<b>A Comprehensive Linear-regression-based Procedure for Inductor Parameter Extraction</b>	281
<i>R. Chang, W. Zhang</i>	
<b>Single-Instruction based Programmable Memory BIST for Testing Embedded DRAM</b>	285
<i>C.-F. Lin, J.-C. Ou, M.-H. Wang, Y.-S. Ou, M.-H. Ku</i>	
<b>2.4 GHz Low-Pass Filters with Harmonic Suppression Using Integrated Passive Device Process</b>	289
<i>H.-C. Lu, J.-K. Wu, C. Pan, C.-W. Chiang, H.-C. Fu</i>	
<b>A g<sub>m</sub>/I<sub>D</sub>-Based Synthesis Tool for Pipelined Analog to Digital Converters</b>	293
<i>Y.-T. Shyu, C.-W. Lin, J.-F. Lin, S.-J. Chang</i>	
<b>A. 0.35μm CMOS Divide-by-3 LC Injection-Locked Frequency Divider</b>	297
<i>S.-L. Jang, C.-J. Huang, C.-C. Liu</i>	
<b>Transmitter Equalization for Multipath Interference Cancellation in Impulse Radio Ultra-Wideband(IR-UWB) Transceivers</b>	301
<i>C. Hu, S. Redfield, H. Liu, R. Khanna, J. Nejedlo, P. Chiang</i>	
<b>Design and Analysis of 1-60GHz, RF CMOS Peak Detectors for LNA Calibration</b>	305
<i>K. Jayaraman, Q. A. Khan, P. Chiang</i>	
<b>A 200-Mb/s 10-mW Super-regenerative Receiver at 60 GHz</b>	309
<i>K.-H. Liang, L. Chen, C. P. Yue</i>	
<b>Segment based X-Filling for Low Power and High Defect Coverage</b>	313
<i>Z. Chen, D. Xiang, B. X. Yin</i>	
<b>Power and Noise Aware Test Using Preliminary Estimation</b>	317
<i>K. Noda, H. Ito, K. Hatayama, T. Aikyo</i>	
<b>Design of On-Chip Power-Rail ESD Clamp Circuit with Ultra-Small Capacitance to Detect ESD Transition</b>	321
<i>S.-H. Chen, M.-D. Ker</i>	
<b>Design of a Dual-Mode Baseband Receiver for 802.11n and 802.16e MIMO OFDM/OFDMA</b>	325
<i>C. Hsiao, C.-Y. Chen, T.-D. Chiueh</i>	
<b>A Memory-Efficient Architecture for Low Latency Viterbi Decoders</b>	329
<i>Y.-C. Tang, D.-C. Hu, W. Wei, W.-C. Lin, H. Lin</i>	

<b>On the Complexity of the Port Assignment Problem for Binary Commutative Operators in High-Level Synthesis.....</b>	333
<i>P. Brisk, P. Ienne</i>	
<b>Hierarchical Architecture for Network-on-Chip Platform .....</b>	337
<i>L.-Y. Lin, H.-K. Lin, C.-Y. Wang, L.-D. Van, J.-Y. Jou</i>	
<b>A Practical Power Model of AMBA System for High-Level Power Analysis .....</b>	341
<i>S.-C. Li, W.-T. Liao, M.-S. Lee, W.-T. Hsieh, C.-N. J. Liu</i>	
<b>Incremental Physical Design Method for Flat SOC Design.....</b>	345
<i>L.-Y. Lin, H.-C. Lin, S.-A. Hwang</i>	
<b>A Case Study on MPEG4 Decoder Design with SystemBuilder.....</b>	349
<i>S. Shibata, S. Honda, H. Tomiyama, H. Takada</i>	
<b>System-Level Development and Verification Framework for High-Performance System Accelerator.....</b>	353
<i>C.-C. Wang, R.-P. Wong, J.-W. Lin, C.-H. Chen</i>	
<b>Prefetching for Array Data in Embedded Java Hardware Accelerator.....</b>	357
<i>Y.-R. Wu, Y.-S. Chen, J. J.-J. Shann</i>	

#### **Author Index**