

# **2009 International Symposium on VLSI Technology, Systems, and Applications**

**(VLSI-TSA)**

**Hsinchu, Taiwan  
27 – 29 April 2009**



**IEEE Catalog Number: CFP09846-PRT  
ISBN: 978-1-4244-2784-0**

**Copyright © 2009 by the Institute of Electrical and Electronic Engineers, Inc  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\*This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP09846-PRT
ISBN 13:	978-1-4244-2784-0
ISSN:	1930-885X

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

## TABLE OF CONTENTS

### PLENARY SESSION

<b>Has The Sun Finally Risen on Photovoltaics? .....</b>	<b>1</b>
<i>Mark Pinto</i>	
<b>The Future of Semiconductor Industry - A Foundry's Perspective.....</b>	<b>2</b>
<i>Fang-Churng Tseng</i>	
<b>From Living Faster to Living Better .....</b>	<b>3</b>
<i>René Penning de Vries</i>	
<b>Carrier Transport and Stress Engineering in Advanced Nanoscale MOS Transistors .....</b>	<b>5</b>
<i>Ken Uchida</i>	

### SESSION 1: PROCESS MODULE

<b>The Impact on Device Characteristics with STI Formed by Spin-on Dielectric in High Density NAND Flash Memory .....</b>	<b>7</b>
<i>W. Z. Wong, J. J. Fan, J. D. Jiang, C. H. Huang, C. Y. Chen, H. H. Chen, C.C. Hsu, Rex Young, P. Y. Wang, H. Fujita, H. Kobayashi</i>	
<b>Properties of Very Thin Adenine Layer with High Inhibition for 32nm Node Cu/Low-K Interconnection.....</b>	<b>9</b>
<i>M. Hara, H. Aoki, T. Masuzumi, D. Watanabe, C. Kimura, T. Sugino</i>	
<b>Boron Carbon Nitride Film Containing Hydrogen for 22nm Node Low-K Interconnection.....</b>	<b>11</b>
<i>Hidemitsu Aoki, Takuroh Masuzumi, Makoto Hara, Daisuke Watanabe, Chiharu Kimura, Takashi Sugino</i>	
<b>Ge Shallow Junction Formation by As implantation and Flash Lamp Annealing.....</b>	<b>13</b>
<i>Kosei Osada, Tetuya Fukunaga, Kentaro Shibahara</i>	
<b>Impact of Lithography Variations on Advanced CMOS Devices .....</b>	<b>15</b>
<i>J. Lorenz, C. Kampen, A. Burenkov, T. Fühner</i>	

### SESSION 2: STRAIN TECHNOLOGY

<b>Stress-Enhancement Technique in Narrowing NMOSFETs with Damascene-Gate Process and Tensile Liner.....</b>	<b>17</b>
<i>S. Mayuzumi, S. Yamakawa, Y. Tateshita, M. Tsukamoto, H. Wakabayashi, T. Ohno, N. Nagashima</i>	
<b>Additive Mobility Enhancement and Off-State Current Reduction in SiGe Channel pMOSFETs with Optimized Si Cap and High-k Metal Gate Stacks .....</b>	<b>19</b>
<i>Jungwoo Oh, Prashant Majhi, Raj Jammy, Raymond Joe, Anthony Dip, Takuya Sugawara, Yasushi Akasaka, Takanobu Kaitiska, Tsunetoshi Arikado, Masayuki Tomoyasu</i>	
<b>Dopant and Thermal Interaction on SPE Formed SiC for NMOS Performance Enhancement .....</b>	<b>21</b>
<i>P. W. Liu, T. F. Kuo, C. I. Li, Y. R. Wang, R. M. Huang, C. H. Tsai, C. T. Tsai, G. H. Ma</i>	
<b>Successful Integration Scheme of Cost Effective Dual Embedded Stressor Featuring Carbon Implant and Solid Phase Epitaxy for High Performance CMOS .....</b>	<b>23</b>
<i>M. Nishikawa, K. Okabe, K. Ikeda, N. Tamura, H. Maekawa, M. Umeyama, H. Kurata, M. Kase, K. Hashimoto</i>	

<b>An Investigation about the Limitation of Strained-Si Technology .....</b>	25
<i>M. H. Liao, Lingyen Yeh, J. C. Lu, M. H. Yu, L. T. Wang, J. Wu, P. R. Jeng, T. L. Lee, Simon Jang</i>	

## **SESSION 3: NON-VOLATILE MEMORIES**

<b>Characterization of Poly-silicon Emitter BJTs as Access Devices for Phase Change Memory .....</b>	27
<i>B. Rajendran, M. Breitwisch, R. Cheek, M-H. Lee, Y-H. Shih, H-L. Lung, C. Lam</i>	
<b>Low Current and Voltage Resistive Switching Memory Device Using Novel Cu/Ta<sub>2</sub>O<sub>5</sub>/W Structure .....</b>	29
<i>S. Z. Rahaman, S. Maikap, C. H. Lin, T. Y. Wu, Y. S. Chen, P. J. Tzeng, F. Chen, C. S. Lai, M. J. Kao, M. J. Tsai</i>	
<b>A Novel Multi - Nitridation ONO Interpoly Dielectric (MN-ONO) for Highly Reliable and High Performance NAND Flash Memory .....</b>	31
<i>C. H. Liu, Y. M. Lin, Y. Sakamoto, R. J. Yang, D. Y. Yin, P. J. Chiang, H. C. Wei, C. Y. Ho, S. H. Chen, H. P. Hwang, C. H. Hung, S. Pittikoun, S. Aritome</i>	
<b>Forming-free HfO<sub>2</sub> Bipolar RRAM Device with Improved Endurance and High Speed Operation .....</b>	33
<i>Yu-Sheng Chen, Tai-Yuan Wu, Pei-Jer Tzeng, Pang-Shiu Chen, Heng-Yuan Lee, Cha-Hsin Lin, Frederick Chen, Ming-Jinn Tsai</i>	
<b>Multi-Level Phase Change Memory Using Slow-Quench Operation: GST vs. GSST .....</b>	35
<i>Der-Sheng Chao, Frederick T. Chen, Yen-Ya Hsu, Wen-Hsing Liu, Chain-Ming Lee, Chih-Wei Chen, Wei-Su Chen, Ming-Jer Kao, Ming-Jinn Tsai</i>	

## **SESSION 4: GREEN DEVICES (ALL INVITED TALKS)**

<b>The Standby Power Challenge: Wake-up Receivers to the Rescue .....</b>	37
<i>Jan Rabaey</i>	
<b>Realizing Steep Subthreshold Swing with Impact Ionization Transistors .....</b>	38
<i>Yee-Chia Yeo</i>	
<b>Optimizing Tunnel FET Performance – Impact of Device Structure, Transistor Dimensions and Choice of Material.....</b>	40
<i>Joachim Knobch</i>	
<b>Nanoelectromechanical Systems for Ultra-Low-Power Computing and VLSI .....</b>	42
<i>Philip Feng</i>	

## **SESSION 5: HIGH-K/METAL GATE**

<b>Single-Metal Dual-Dielectric (SMDD) Gate-First CMOS Integration Towards Low VT and High Performance (Invited) .....</b>	43
<i>L-Å Ragnarsson, T. Schram, E. Röhr, F. Sebaai, P. Kelkar, M. Wada, T. Kauerauf, M. Aoulaiche, M. J. Cho, S. Kubicek, A. Lauwers, T. Y. Hoffmann, P. P. Absil, S. Biesemans</i>	
<b>Low Capacitance Approaches for 22nm Generation Cu Interconnect (Invited).....</b>	45
<i>T. I. Bao, H. C. Chen, C. J. Lee, H. H. Lu, S. L. Shue, C. H. Yu</i>	
<b>A V<sub>FB</sub> Tunable Single Metal Single Dielectric Approach Using As I/I into TiN/HfO<sub>2</sub> for 32nm Node and Beyond .....</b>	51
<i>J. Petry, G. Boccardi, R. Singanamalla, C. S. Liu, K. Xiong, P. Escanes, J. L. Huguenin, J. Tseng, L. Van Nimwegen, F. Voogt, C.W.T. Bulle-Lieuwma, M. Müller</i>	

<b>La-doped metal/High-K nMOSFET for Sub-32nm HP and LSTP Application.....</b>	53
<i>C. S. Park, J. W. Yang, M. M. Hussain, C. Y. Kang, J. Huang, P. Sivasubramani, C. Park, K. Tateiwa, Y. Harada, J. Barnett, C. Melvin, G. Bersuker, P. D. Kirsch, B. H. Lee, H. H. Tseng, R. Jammy</i>	
<b>Extending Spectroscopic Ellipsometry for Identification of Electrically Active Defects in Si/SiO<sub>2</sub>/High-k/Metal Gate Stacks .....</b>	55
<i>J. Price, G. Bersuker, P. S. Lysaght, H. H. Tseng</i>	
<b>22nm CMOS Approaches by PVD TiN or Ti-Silicide as Metal Ga .....</b>	57
<i>C. S. Liu, G. Boccardi, H. Y. Wang, C. T. Lin, J. Petry, M. Müller, Z. Li, C. Zhao, C. H. Yu</i>	
<b>Reliability Assessment of Low  V<sub>t</sub>  Metal High-k Gate Stacks for High Performance Applications .....</b>	59
<i>C. D. Young, G. Bersuker, P. Khanal, C. Y. Kang, J. Huang, C. S. Park, P. Kirsch, H. H. Tseng, R. Jammy</i>	
<b>High Performance Metal/Insulator/Metal Capacitors Using HfTiO as Dielectric .....</b>	61
<i>Hsiao-Hsuan Hsu, Bing-Yue Tsui</i>	
<b>High-K/ Metal-Gate Stack Work-function Tuning by Rare-Earth Capping Layers: Interface Dipole or Bulk Charge?.....</b>	63
<i>H.Y. Yu, S.Z. Chang, M. Aoulaiche, B. Kaczer, P. Absil, C. Adelmann, T. Hoffmann, S. Biesemans, C. Wann, Y. J. Mii</i>	

## **SESSION 6: CMOS**

<b>Scaling Challenges of MOSFET for 32nm node and Beyond (Invited) .....</b>	65
<i>Yasuo Nara</i>	
<b>P-FinFETs with Al Segregated NiSi/p<sup>+</sup>-Si Source/Drain Contact Junction for Series Resistance Reduction .....</b>	67
<i>Mantavya Sinha, Rinus T. P. Lee, Sivasubramaniam Nandini Devi, Guo-Qiang Lo, Eng Fong Chor, Yee-Chia Yeo</i>	
<b>Impacts of NBTI on SRAM Array with Power Gating Structure .....</b>	69
<i>Hao-I Yang, Ching-Te Chuang, Wei Hwang</i>	
<b>CMOS Technology Roadmap Projection Including Parasitic Effects.....</b>	71
<i>Lan Wei, Frédéric Boeuf, Thomas Skotnicki, H. S. Philip Wong</i>	
<b>The Device Architecture Dilemma for CMOS Technologies: Opportunities &amp; Challenges of FinFET over Planar MOSFET .....</b>	73
<i>B. Parvais, A. Mercha, N. Collaert, R. Rooyackers, I. Ferain, M. Jurczak, V. Subramanian, A. De Keersgieter, T. Chiarella, C. Kerner, L. Witters, S. Biesemans, T. Hoffman</i>	
<b>Investigation of Low Frequency Noise in Uniaxial Strained PMOSFETs .....</b>	75
<i>Jack J. Y. Kuo, William P. N. Chen, Pin Su</i>	
<b>FDSOI CMOS with Dual Backgate Control for Performance and Power Modulation .....</b>	77
<i>Jeng-Bang Yau, Jin Cai, Leathen Shi, Robert. H. Dennard, Arvind Kumar, Katherine L. Saenger, Alexander Reznicek, Paul. M. Solomon, Qiqing Ouyang, Steven Koester, Wilfried E. Haensch</i>	
<b>Sub-32nm CMOS Technology Enhancement For Low Power Applications .....</b>	79
<i>R. M. Huang, P. W. Liu, E. C. Liu, W. T. Chiang, S. H. Tsai, Jonas Tsai, Tzermi Shen, C. H. Tsai, C. T. Tsai, G. H. Ma</i>	
<b>Highly Performant FDSOI pMOSFETs with Metallic Source/Drain.....</b>	81
<i>T. Poiroux, M. Vinet, F. Nemouchi, V. Carron, Y. Morand, B. Previtali, S. Descombes, L. Tosti, O. Cueto, L. Baud, V. Balan, M. Rivoire and S. Deleonibus, O. Faynot</i>	

<b>High-k/Metal Gate Low Power Bulk Technology - Performance Evaluation of Standard CMOS Logic Circuits, Microprocessor Critical Path Replicas, and SRAM for 45nm and Beyond.....</b>	83
<i>D. G. Park, K. Stein, K. Schrufer, Y. Lee, J. P. Han, W. Li, H. Yin, C. Pacha, N. Kim, M. Ostermayr, M. Eller, S. Kim, K. Kim, S. Han, K. von Arnim, N. Moumen, M. Hatzistergos, T. Tang, R. Loesing, X. Chen, D. Jaeger, H. Zhuang, J. Chen, W. Yan, T. Kanarsky, M. Chowdhury, Jens Haetty, D. Schepis, M. Chudzik, V. Y. Theon, S. Samavedam, V. Narayanan, M. Sherony, R. Lindsay, A. Steegen, R. Divakaruni, M. Khare</i>	
<b>NGL Overview.....</b>	86
<i>Burn Lin</i>	
<b>Double Patterning Interactions with Wafer Processing, OPC and Physical Design Flows .....</b>	87
<i>Kevin Lucas</i>	
<b>Multiple Electron Beam Maskless Lithography for High-Volume Manufacturing .....</b>	88
<i>Jack J.H. Chen, S.J. Lin, T.Y. Fang, S.M. Chang, Faruk Krecinic, Burn J. Lin</i>	
<b>Status and Challenges of Extreme UV Lithography .....</b>	90
<i>Kurt Ronse, Eric Hendrickx, Mieke Goethals, Rik Jonckheere, Geert Vandenberghe</i>	
<b>Recent Developments in NAND Flash Scaling (Invited).....</b>	92
<i>Krishna Parat</i>	
<b>Modeling and Scaling Evaluation of Junction-Free Charge-Trapping NAND Flash Devices.....</b>	94
<i>Yi-Hsuan Hsiao, Hang-Ting Lue, Kuang-Yeu Hsieh, Rich Liu, Chih-Yuan Lu</i>	
<b>Gate Last MOSFET with Air Spacer and Self-Aligned Contacts for Dense Memories.....</b>	96
<i>Jemin Park, Chenming Hu</i>	
<b>A Physics-Based Compact Model of Quantum-Mechanical Effects for Thin Cylindrical Si-Nanowire MOSFETs.....</b>	98
<i>Bastien Cousin, Olivier Rozeau, Marie-Anne Jaud, Jalal Jomaah</i>	
<b>A New Technique to Extract the Gate Bias Dependent S/D Series Resistance of Sub-100nm MOSFETs .....</b>	100
<i>Dominique Fleury, Antoine Cros, Grégory Bidal, Hugues Brut, Emmanuel Josse, Gérard Ghibaudo</i>	
<b>Analytical Modeling of Accumulation-Mode Suspended-Gate MOSFET and Process Challenges for Very Low Operating Power Devices .....</b>	102
<i>M. Collonge, M. Vinet, M. Ribeiro, J.-M. Pedini, B. Previtali, T. Ernst, S. Bécu, G. Ghibaudo</i>	
<b>A New Robust Non-local Algorithm for Band-to-band Tunneling Simulation and its Application to Tunnel-FET .....</b>	104
<i>C. Shen, L. T. Yang, E. H. Toh, C. H. Heng, G. S. Samudra, Y. C. Yeo</i>	
<b>Investigation of Static Noise Margin of Ultra-Thin-Body SOI SRAM Cells in Subthreshold Region using Analytical Solution of Poisson's Equation.....</b>	106
<i>Vita Pi-Ho Hu, Yu-Sheng Wu, Ming-Long Fan, Pin Su, Ching-Te Chuang</i>	
<b>The Promise and Implementation of Three Dimensional Integration (Invited) .....</b>	108
<i>Subramanian Iyer</i>	
<b>Optimization of the Channel Lateral Strain Profile for Improved Performance of Multi-Gate MOSFETs .....</b>	109
<i>L. De Michielis, K. E. Moselund, D. Bouvet, P. Dobrosz, S. Olsen, A. O'Neill, L. Lattanzio, M. Najmzadeh, L. Selmi, A. M. Ionescu</i>	
<b>A Novel Double-Gated Nanowire TFT and Investigation of its Size Dependency.....</b>	111
<i>Wei-Chen Chen, Chuan-Ding Lin, Horng-Chih Lina, Tiao-Yuan Huang</i>	
<b>Fermi Level Depinning for the Design of III-V FET Source/Drain Contacts.....</b>	113
<i>Jenny Hu, Ximeng Guan, Donghun Choi, James S. Harris, Krishna Saraswat, H. S. Philip Wong</i>	

<b>Influence of Gate Misalignment on the Electrical Characteristics of MuGFETs.....</b>	115
Chi-Woo Lee, Aryan Afzalian, Ran Yan, Nima Dehdashti, Weize Xiong, Jean-Pierre Colinge	
<b>FinFET Resistance Mitigation through Design and Process Optimization.....</b>	117
Cindy Wang, Josephine Chang, Chung-Hsun Lin, Arvind Kumar, Andreas Gehring, Jin Cho, Amlan Majumdar, Andreas Bryant, Zhibin Ren, Kevin Chan, Thomas Kanarsky, Xinlin Wang, Omer Dokumaci, Michael Guillorn, Marwan Khater, Qingyun Yang, Xi Li, Munir Naeem, Judson Holt, Yongsik Moon, John King, John Yates, Ying Zhang, Dae-gyu Park, Christine Ouyang, Wilfried Haensch	
<b>Sub-100<math>\mu</math>W Low Power Operation of Vibrating Body FETs.....</b>	119
Daniel Grogg, Adrian Mihai Ionescu	
<b>Inversion-channel GaN MOSFET Using Atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> as Gate Dielectric .....</b>	121
Y. C. Chang, W. H. Chang, H. C. Chiu, Y. H. Chang, L.T. Tung, C. H. Lee, M. Hong, J. Kwo, J. M. Hong, C. C. Tsai	
<b>A Comparison Study of Silicon Nanowire Transistor with Schottky-Barrier Source/Drain and Doped Source/Drain .....</b>	123
Zhaoyi Kang, Liangliang Zhang, Runsheng Wang, Ru Huang	
<b>High Mobility SiGe Shell-Si Core Omega Gate pFETs.....</b>	125
Hemant Adhikari, Harlan R. Harris, Casey E. Smith, Ji-Woon Yang, Brian Coss, Srivatsan Parthasarathy, Bich-Yen Nguyen, Paul Patruno, Tejas Krishnamohan, Ian Cayrefourcq, Prashant Majhi, Raj Jammy	
<b>Metal-Oxide-Semiconductor Devices with UHV-Ga<sub>2</sub>O<sub>3</sub>(Gd<sub>2</sub>O<sub>3</sub>) on Ge(100).....</b>	128
L. K. Chu, T. D. Lin, C. H. Lee, L. T. Tung, W. C. Lee, R. L. Chu, C. C. Chang, M. Hong, J. Kwo	
<b>Self-aligned Inversion Channel In<sub>0.53</sub>Ga<sub>0.47</sub>As N-MOSFETs with ALD-Al<sub>2</sub>O<sub>3</sub> and MBE Al<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub>(Gd<sub>2</sub>O<sub>3</sub>) as Gate Dielectrics.....</b>	130
H. C. Chiu, T. D. Lin, P. Chang, W. C. Lee, C. H. Chiang, J. Kwo, Y. S. Lin, Shawn S. H. Hsu, W. Tsai, M. Hong	
<b>Inversion-Type Surface Channel In<sub>0.53</sub>Ga<sub>0.47</sub>As Metal-Oxide-Semiconductor Field-Effect Transistors with Metal-Gate/High-k Dielectric Stack and CMOS-Compatible PdGe Contacts.....</b>	132
Hock-Chun Chin, Xinke Liu, Leng-Seow Tan, Yee-Chia Yeo	
<b>Sub-100nm High-K Metal Gate GeOI pMOSFETs Performance: Impact of the Ge Channel Orientation and of the Source Injection Velocity.....</b>	134
C. Le Royer, A. Pouydebasque, K. Romanjek, V. Barral, M. Vinet, J.-M. Hartmann, E. Augendre, H. Grampeix, L. Lachal, C. Tabone, B. Previtali, R. Truche, F. Allain	
<b>Tri-gated Poly-Si Nanowire SONOS Devices.....</b>	136
Hsing-Hui Hsu, Ta-Wei Liu, Chuan-Ding Lin, Chiu Kuo-Jung, Tiao-Yuan Huang, Horng-Chih Lin	
<b>Overall Operation Considerations for a SONOS-based Memory.....</b>	138
C. H. Lee, W. H. Tu, L. H. Chong, S. H. Gu, K.F. Chen, Y. J. Chen, J. Y. Hsieh, I. J. Huang, N. K. Zous, T. T. Han, M. S. Chen, W. P. Lu, K. C. Chen, Tahui Wang, C. Y. Lu	
<b>Reliability Study of MANOS with and without a SiO<sub>2</sub> Buffer Layer and BE-MANOS Charge-Trapping NAND Flash Devices .....</b>	140
Chien-Wei Liao, Sheng-Chih Lai, Hang-Ting Lue, Ming-Jui Yang, Chin-Yen Shen, Yi-Hsien Lue, Yu-Fong Huang, Jung-Yu Hsieh, Szu-Yu, Wang, Guang-Li Luo, Chao-Hsin Chien, Kuang-Yeu Hsieh, Rich Liu, Chih-Yuan Lu	
<b>Reliability of Planar and FinFET SONOS Devices for NAND Flash Applications – Field Enhancement vs. Barrier Engineering .....</b>	142
Tzu-Hsuan Hsu, Hang-Ting Lue, Sheng-Chih Lai, Ya-Chin King, Kuang-Yeu Hsieh, Rich Liu, Chih-Yuan Lu	

<b>Band Engineered Tunnel Oxides for Improved TANOS-type Flash Program/Erase with Good Retention and 100K Cycle Endurance .....</b>	144
<i>David C. Gilmer, Niti Goel, Sarves Verma, Hokyung Park, Chanro Park, Gennadi Bersuker, Paul D. Kirsch, Krishna C. Saraswat, Raj Jammy</i>	

#### **Author Index**