

2009 IEEE/SEMI Advanced Semiconductor Manufacturing Conference

(ASMC)

**Berlin, Germany
10 – 12 May 2009**



**IEEE Catalog Number: CFP09ASC-PRT
ISBN: 978-1-4244-3614-9**

**Copyright © 2009 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP09ASC-PRT
ISBN 13:	978-1-4244-3614-9
ISSN:	1078-8743

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com

TABLE OF CONTENTS

SESSION 1: DEFECT INSPECTION

Reduction of Defects Caused by Chemical Mechanical Polishing of Oxide Surfaces and Contamination of the Wafer Bevel	1
<i>S.M. Gallus, F. Niedermeier, M. Maue</i>	
Tracking of Design Related Defects Hidden in the Random Defectivity in a Production Environment	5
<i>J.C. Le Denmat, V. Charbois, M.C. Luche, G. Kerrien, L. Couturier, L. Karsenti, M. Gehsel</i>	
Novel Method to Generate Inspection Care Areas Using GDS	14
<i>H. Kang, M. Kim, K. Kim, S. Lee, J. Choi</i>	

SESSION 2: ADVANCED EQUIPMENT PROCESSES AND MATERIALS

Electro-static Induced Metal Breakdown at Interlayer Dielectric Post CMP Brush Clean Process	17
<i>S. Lariviere, F. Picore, P.L. Saez, J. Baltzinger, B. Delahaye, J. Matha, X. Gilhard, S. D'Oliveira, J.M. Lagarde, J.L. Prebot, F. Merlot, F. Nogueira, D. Petit</i>	
Minimum Power Fail in High Density Structure Improved by Chemical and Mechanical Polishing Optimization	22
<i>L. Denis, V. Dureuil, G. Richou, F. Nogueira, D. Petit, M. Bostelmann, M. Comas, D. Dorval, P. Deconinck, B. Delahaye</i>	
TLS-Dicing- an Innovative Alternative to Known Technologies	28
<i>H. Zuhlke, G. Eberhardt, R. Ullmann</i>	
Development of a TiN-CVD Process with Very High Step Coverage	33
<i>G. Ruhl, M. Krenzer, J.M. Batke</i>	

SESSION 3: DEFECT INSPECTION

Optimizing a 32nm Development Fab's HOL Defect Pareto Using iDO and eADC	38
<i>C.A. Boye, N. Yathapu, S. Kini</i>	
Quantifying Yield Impact of Polishing Induced Defect on the Silicon Surface	41
<i>H. Ohta, B.S. Moon, J.G. Park, S.H. Lee, J.H. An, K. Hong, T. Watanabe, K. Ichinose, K. Nemoto, S.K. Park</i>	

SESSION 4: COST EFFECTIVENESS AND MANUFACTURING EFFICIENCY

Managing the Challenges of Multi-Product Manufacturing	46
<i>C.M. Weber, A. Fayed</i>	
Technology-Enabled Employee Wellness: Emerging Trends, Applications, and Results	52
<i>S. Lantz, T. Severson</i>	

SESSION 5: LITHOGRAPHY ADVANCES AND DFM

Design-for-Manufacturing Features in Nanometer Processes - A Reverse Engineering Perspective	56
<i>D. James</i>	
Poly-Width-Modification Method for Canceling Layout-Dependent Characteristic Variations for Low-Standby-Power CMOS Technologies.....	62
<i>S. Nakai, K. Fujita, T. Minami, J. Mitani, T. Sawano, T. Chijimatsu, T. Deguchi, S. Asai, M. Suga</i>	
Etch Adjustment for Independent CD Control in Double Patterning.....	66
<i>S. Barnola, C. Lapeyre, I. Servin, M. McCallum, H. Magoon</i>	

SESSION 6: FACTORY AUTOMATION AND DYNAMICS / INDUSTRIAL ENGINEERING

Manufacturing Optimization Improvements Leveraging SEMI E94-1107	70
<i>C. Maxim, R. Goss, J. Rothe, M. Drozda, D. Adhikari</i>	
Advanced Effective Dispatching Method for 300mm Twin-Phase Twin-Fab.....	76
<i>C. Chang, H. Lo, C. Pan, D. Wu</i>	
Predicting the Mean Cycle Time as a Function of Throughput and Product Mix for Cluster Tool Workstations using EPT-based Aggregate Modeling	80
<i>C.P.L. Veeger, L.F.P. Etman, J. Van Herk, J.E. Rooda</i>	
First Wafer Delay and Setup: How to Measure, Define and Improve First Wafer Delays and Setup Times in Semiconductor Fabs	86
<i>S. Radloff, M. Abravanel, B. Rhoads, D. Steeg, P. Van Der Meulen, M. Petraitis</i>	

SESSION 7

40% Cycle Time Improvement as a Result of Continuous Improvement Activities	91
<i>B. Janke, U. Kuscheritz</i>	
Detection of Critical Defects with E-Beam Technology for Development and Monitoring of Advanced NAND Processes	94
<i>H. Hayashi, M. Oomura, N. Ihata, A. Shinkawa, F. Fan, J. Li</i>	
Edge and Extreme Edge Wafer Manufacturing on 200 mm Wafer: Methodology, Yield Challenges, Cost Effective Solutions, Limitations	100
<i>B. Delahaye, J.L. Baltzinger, L. Denis, S. Chantepie, P. Costaganna, G. Richou, S. Lariviere, F. Aonzo, S. Delabriere, F. Poli, J.B. Meyniel, F. Allais, V. Dureuil, P. Raffin, E. Rondey</i>	
Identifying Key Process Characteristics and Predicting Etch Rate from High-Dimension Datasets	106
<i>E. Ragnoli, S. McLoone, S. Lynn, J. Ringwood, N. Macgearailt</i>	
An Iterative Outlier Screening Procedure for Reliability Data Using Mixed Effect Modeling	112
<i>S.K. Jayanarayanan, H. Hu, K. McGaughey</i>	
Low-k Wafer Scribing Using Water Jet-Guided Laser Technology with 10 ns Lasers	115
<i>A. Pauchard, S. Obi, K. Lee, B. Richerzhagen</i>	
Prediction of Chemical Consumption in Semiconductor Fabrication.....	119
<i>H. Zisgen, R. Kleinhenz, H. Eickelmann, M. Haubrich, F. Marschollek</i>	

Role of New Materials in Enhancing Productivity of Semiconductor Manufacturing Equipment	124
<i>J. Foggiato</i>	
Superior Etch Performance of Ar/N₂/F₂ for PECVD Chamber Clean	128
<i>M. Riva, M. Pittroff, T. Schwarze, S. Fluor, R. Wieland, J. Oshinowo</i>	
Supervised Learning Methods in Sort Yield Modeling	133
<i>H. Hu</i>	
Optimizing Flexibility and Equipment Utilization through Qualification Management	137
<i>C. Johnzen, S. Dauzere-Peres, P. Vialletelle, C. Yugma</i>	
Yield Enhancement and Excursions Prevention using Fault Detection and Classification Methods and Product Test Data	141
<i>H. Ansquer, C. Balsan, N. Moreaud, D. Deprost</i>	

SESSION 8: VIRTUAL METROLOGY

Virtual Metrology for Plasma Etch using Tool Variables	143
<i>S. Lynn, J. Ringwood, E. Ragnoli, S. McLoone, N. MacGearailt</i>	
Virtual Metrology Models for Predicting Physical Measurement in Semiconductor Manufacturing	149
<i>A. Ferreira, A. Roussy, L. Conde</i>	
SACVD Clean Investigation with a New Calorimetric Probe Sensor	155
<i>T. Kunstmann, S. Paulus, I. Chen, H. Auer, L. Feng, R. Chism, J.F. Roeder</i>	

SESSION 9: CONTAMINATION FREE MANUFACTURING (CFM)

Contamination Induced Risk Reduction through Improved Control Plan Implementation	161
<i>P. Maillot, M. Le Gall, N. Pic, C. Martin</i>	
Increasing Yields with In-Tool Ionization	164
<i>A. Steinman</i>	
A New Surface Analysis Method for Semiconductor Manufacturing, based on Surface-Potential Measurements	169
<i>R. Schuetten, M. Kleber, M. Jerenz, I. Gregorius, B. Zimmermann, R. Kaesmaier, J. Hickson, N. Tamayo, R. Newcomb</i>	

SESSION 10: ADVANCED METROLOGY

Impact of Intra-die Thermal Variation on Accurate MOSFET Gate-length Measurement	174
<i>I. Ahsan, D.K. Schroder, E. Nowak, O. Gluschenkoy, N. Zamdmer, R. Logan</i>	
Novel In-line Inspection Method for Non-Visual Defects and Charging	178
<i>K. Hoppner, R. Manuwald, T. Fahr, E. Zschech, N. Tamayo, J. Hickson, B. Adrian, R. Newcomb</i>	
Fully Automated Multi Sensor Metrology for Frontend Use in MEMS and Semiconductor	184
<i>T. Fries, F.E. Strasse</i>	

SESSION 11: YIELD LEARNING

Unified Fault Management Using Logic Built-In Self-Test and Logic Bitmap	189
<i>D. Kay, L. Tran, M. Kamm, J. Orbon</i>	
Towards Identification of Latent Defects: Yield Mining using Defect Characteristic Model and Clustering	194
<i>M.P.L. Ooi, C. Chan, S.L. Lee, A. Achath Mohanan, L.Y. Goh, Y.C. Kuang</i>	
3-D Process Modeling - A Novel and Efficient Tool for MEMS Foundry Design Support	200
<i>G. Holzer, R. Knechtel, S. Breit, G. Schropfer</i>	
Advances on Yield Learning through Concurrent Evaluation of Design and Process Data	206
<i>D. Appello, V. Tancorre, C. Suzor, M. Hall, S. Talluto, S.A. Kakare</i>	

SESSION 12: ADVANCED PROCESS CONTROL

Application of a Run-to-Run Controller to a Vapor Phase Epitaxy Process	211
<i>C. De Luca, E. Maran, J. Baumgartl, A. Beghi</i>	
Application and Control of Laser Anneal at the 65 and 45 nm Node	217
<i>R. Van Roijen, O. Gluchenkov, J. Willis, M. Hurley</i>	

SESSION 13: YIELD METHODOLOGIES

Tool Sensitivity Analysis Using Neural Net Technique for Yield Improvement	220
<i>P.K. Konkapaka, A. Pinto, P. Giotta, S. Bhattacharya, G. Verma, S. Murashov, M. Pathak, M. Menner, B.G. Smith</i>	
Novel SEM Based Imaging Using Secondary Electron Spectrometer for Enhanced Voltage Contrast and Bottom Layer Defect Review	223
<i>M. Avinun-Kalish, O. Sagy, S.M. Im, C. Lee, J. Oh, J. Lim, C. Kim, H. Yoo</i>	

ISSM BEST PAPER SESSION

Focus and CD Control by Scatterometry Measurements for 65/45nm Node Devices	228
<i>T. Kawachi, H. Fudo, S. Yamashita, K. Yamamoto, K. Narimatsu, S. Matsumoto, T. Miwa</i>	
Reducing Contamination by Particles Reflected in Turbo Molecular Pump	232
<i>H. Kobayashi, K. Maeda, M. Izawa</i>	
Defect Reduction in ArF Immersion Lithography, Using Particle Trap Wafers with CVD Thin Films	237
<i>Y. Matsui, N. Onoda, S. Nagahara, T. Uchiyama</i>	
In-line Inspection impact on Cycle Time and Yield	241
<i>I. Tirkel, N. Reshef, G. Rabinowitz</i>	
Improving Electrical Properties of Pure Nickel Silicide by Employing Spike Anneal as the Second Rapid Thermal Anneal	245
<i>T. Fukase, N. Hashikawa, T. Kamino, Y. Inaba, T. Fujiwara, T. Suzuki, H. Yamamoto</i>	
Novel Single-Wafer, Single-Chamber Combined Dry and Wet System for Stripping and In-situ Cleaning of High-Dose Ion-Implanted Photoresists	250
<i>Y.J. Kim, C.R. Yoon, E.S. Roh, J.K. Cho, T. Hattori</i>	

Interconnection Failure Caused by Bath Degradation in Copper Electroplating and its VM-FDC Using Mathematical Model254
S. Imai, M. Kitabata, T. Tanaka

Going Green with On-Site Generated Fluorine: Sustainable Cleaning Agent for CVD Processes259
P. Stockman, G. Shuttleworth

Author Index