

2009 IEEE International Conference on IC Design & Technology

(ICICDT)

**Austin, TX, USA
18-20 May 2009**



IEEE Catalog Number: CFP09412-PRT
ISBN: 978-1-4244-2933-2

**Copyright © 2009 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP09412-PRT
ISBN 13:	978-1-4244-2933-2
Library of Congress No.:	2008908577

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com

Table of Content

Session A Low Power

Invited Paper: Custom Design in a Low-Power/High-Performance ASIC World <i>T.Garibay, R.Reis;</i> <i>Austin Design Center Wireless Terminals Business Unit Texas Instruments, USA</i>	1
A Low-Power and Multi-Mode Design Approach for Reconfigurable MASH SDM <i>H.-L.Chen, J.-S.Chiang;</i> <i>Tamkang University, Tamsui, Taipei, Taiwan</i>	3
Invited Paper: Implementation and Evaluation of Fine-grain Run-time Power Gating for a Multiplier <i>K.Usami[*], M.Nakata[*], T.Shirai[*], S.Takeda[#], N.Seki⁺, H.Amano⁺, H.Nakamura[#];</i> <i>[*]Shibaura Institute of Technology, Tokyo, Japan</i> <i>⁺Keio University, Yokohama, Japan</i> <i>[#]The University of Tokyo, Tokyo, Japan</i>	7
Improvement of LDO's PSRR Deteriorated By Reducing Power Consumption: Implementation and Experimental Results <i>S.Heng, C.-K.Pham;</i> <i>University of Electro-Communications, Choufu, Tokyo, Japan</i>	11
Large Random Telegraph Noise in Sub-Threshold Operation of Nano-Scale nMOSFETs <i>J.P.Campbell[*], L.C.Yu^{*+}, K.P.Cheung[*], J.Qin[#], J.S.Suehle[*], A.Oates[§], K.Sheng⁺;</i> <i>[*]Semiconductor Electronics Division, National Institute of Standards and Technology, Gaithersburg, MD, USA</i> <i>⁺Department of Electrical and Computer Engineering, Rutgers University, Piscataway, NJ, USA</i> <i>[#]Department of Mechanical Engineering, University of Maryland, College Park, MD, USA</i> <i>[§]TSMC Ltd., Hsin-Chu, Taiwan, R.O.C.</i>	17

Session B ESD

Invited Paper: Low-Leakage Electrostatic Discharge Protection Circuit in 65-nm Fully-Silicided CMOS Technology <i>C.-T.Wang^{*+}, M.-D.Ker^{*#}, T.-H.Tang⁺, K.-C.Su⁺;</i> <i>[*]Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C.</i> <i>⁺United Microelectronics Corporation, Hsinchu, Taiwan</i> <i>[#]Dept. of Electronic Engineering, I-Shou University, Kaohsiung, Taiwan</i>	21
Invited Paper: ESD Protection for RF/AMS ICs: Design and Optimization <i>X.Wang[*], H.Tang[*], L.Lin[*], Q.Fang[*], H.Zhao[*], A.Wang[*], G.Zhang⁺, X.Wang⁺, Y.Zhou[#], L.Yang[§], H.Chen[%];</i> <i>[*]Dept. of Electrical Engineering, University of California, Riverside, CA, USA</i> <i>⁺Skyworks Solutions, Inc., Irvine, CA, USA</i> <i>[#]Inst. of Microelectronics, CAS, China</i> <i>[§]SMIC, China</i> <i>[%]Tsinghua University, China</i>	25

A 0.9 V to 5 V Mixed-Voltage I/O Buffer Using NMOS Clamping Technique <i>C.-C.Wang, J.-W.Liu, R.-C.Kuo;</i> <i>National Sun Yat-Sen University, Department of Electrical Engineering, Kaohsiung, Taiwan</i>	29
Session C High Power	
Invited Paper: III-Nitrides for High Power Switching Devices based on large diameter GaN-on-Si technology <i>M.Germain, J.Derluyn, M.van Hove, S.Degroote, J.Das, K.Cheng, G.Borghs;</i> <i>IMEC, Leuven, Belgium</i>	N/A
Invited Paper: Recent Advances in RF-LDMOS High-Power IC Development <i>W.R.Burger;</i> <i>RF Division, RF, Analog, and Sensors Group, Freescale Semiconductor, Tempe, AZ, USA</i>	33
Through Silicon Via Stress Characterization <i>T.Dao*, D.H.Triyoso*, M.Petras+, M.Canonico;</i> <i>*Freescale Semiconductor, Austin, Texas, USA</i> <i>+Freescale Semiconductor, Tempe, Arizona, USA</i>	37
A 30V Complementary Bipolar Technology for xDSL Line Drivers <i>C.J.Speyer*, T.J.Krutsick+, J.K.Moriart+;</i> <i>*Zarlink Semiconductor, Austin, TX, USA</i> <i>+Zarlink Semiconductor, Reading, PA, USA</i>	40
Session D CAD	
Cell Merge: A Basic-Pre-Clustering Clustering Algorithm for Placement <i>X.Zhang, T.Takeuchi, M.Toyonaga;</i> <i>Faculty of Science, Kochi University, Kochi, Japan</i>	44
AKEBONO: A Novel Quick Incremental Placer <i>X.Zhang, T.Takeuchi, M.Toyonaga;</i> <i>Faculty of Science, Kochi University, Kochi, Japan</i>	48
Applications of Network Coding in Global Routing <i>N.Nemade, A.Sprinton, J.Hu;</i> <i>Texas A&M University, College Station, Texas, USA</i>	51
Timing Analysis of Dual-Edge-Triggered Flip-Flop Based Circuits with Clock Gating <i>C.Oh, S.Kim, Y.Shin;</i> <i>Department of Electrical Engineering, KAIST, Daejeon, Korea</i>	55
Timing Yield Estimation with Clock Network Correlations by Propagating Discrete Probability Distributions <i>L.-E.Yu*, C.Shin*, J.-J.Liou+, Y.Shin*;</i> <i>*Department of Electrical Engineering, KAIST, Daejeon, Korea</i> <i>+Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan</i>	59

Network Flow Based BSM Asssignment	63
<i>H.Xiang[*], H.Ren[*], T.Zhou⁺;</i>	
<i>[*]IBM T.J. Watson Research Center, Yorktown Heights, NY, USA</i>	
<i>⁺IBM System & Technology Group, USA</i>	
A Simple Fast Exact Density Calculation Algorithm	67
<i>H.Xiang[*], C.Chu⁺, R.Puri[*];</i>	
<i>[*]IBM T.J. Watson Research Center, Yorktown Heights, NY, USA</i>	
<i>⁺Iowa State University, Ames IA, USA</i>	
Accurate Global & Local circuit leakage current analysis based on Design of Experiment method	71
<i>M.Yap San Min, O.Thomas, A.Valentian, F.de Crécy;</i>	
<i>CEA, LETI, MINATEC, Grenoble, France</i>	
 Session E PID/High-K	
Invited Paper: The Negative Bias Temperature Instability vs. High-Field Stress Paradigm	75
<i>J.P.Campbell[*], K.P.Cheung[*], J.S.Suehle[*], A.S.Oates⁺;</i>	
<i>[*]Semiconductor Electronics Division, National Institute of Standards and Technology, Gaithersburg, MD, USA</i>	
<i>⁺TSMC Ltd., Hsin-Chu, Taiwan, R.O.C.</i>	
Invited Paper: Unified TDDDB Model for Stacked High-k Dielectrics	79
<i>B.H.Lee;</i>	
<i>Nanosystems Engineering and the department of Material Science and Engineering at Gwangju Institute of Science and Technology, Gwangju, Korea</i>	
Factors impacting stabilization of tetragonal phase in HfxZr1-xO2 high-k dielectrics	84
<i>D.H.Triyoso, R.I.Hegde, R.Gregory, G.Spencer, J.K.Schaeffer, M.Raymond;</i>	
<i>Technology Solutions Organization, Freescale Semiconductor Inc., Austin, TX, USA</i>	
Impact of Gate-Oxide Breakdown on Power-Gated SRAM	88
<i>H.-I.Yang, C.-T.Chuang, W.Hwang;</i>	
<i>Department of Electronics Engineering & Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, R. O. C.</i>	
Simulation and Experimental Study on the Characteristics of Plasma-Induced Damage and Methodology for Accurate Damage Analysis	92
<i>A.Matsuda, Y.Nakakubo, R.Ogino, H.Ohta, K.Eriguchi, K.Ono;</i>	
<i>Graduate School of Engineering, Kyoto University, Sakyo-ku, Kyoto, Japan</i>	
Study of Plasma-Induced "Si Recess Structure" and Its Effects on Threshold Voltage Variability in Advanced MOSFETs	96
<i>K.Eriguchi, A.Matsuda, Y.Nakakubo, M.Kamei, H.Ohta, K.Ono;</i>	
<i>Kyoto University, Yoshida-Honmachi, Sakyo-ku, Kyoto, Japan</i>	
 Session F SER	
Invited Paper: SEE Characterization and Mitigation in Ultra-Deep Submicron	100

Technologies

D.G.Mavis, P.H.Eaton, M.D.Sibley;

Microelectronics Research Development Corporation, Albuquerque, NM, USA

Invited Paper: Combined Altitude and Underground Real-Time SER Characterization of CMOS Technologies on the ASTEP-LSM Platform 108

J.L.Autran^{}, P.Roche⁺, S.Sauze[#], G.Gasiot⁺, D.Munteanu[§], P.Loaiza[%], M.Zampaolo[%], J.Borel[§], S.Rozov[‡], E.Yakushev[‡];*

^{}Aix-Marseille University, CNRS, University Institute of France (IUF) and Institut Carnot STAR (IC-STAR, Marseille), Institute of Materials, Microelectronics and Nanosciences of Provence (IM2NP, UMR CNRS 6242), Bâtiment IRPHE, Marseille, France*

⁺STMicroelectronics, Crolles Cedex, France

[#]Aix-Marseille University and CNRS, Institute of Materials, Microelectronics and Nanosciences of Provence (IM2NP, UMR CNRS 6242), ASTEP Platform c/o Communauté des communes du Dévoluy, St Etienne en Dévoluy, France

[§]Aix-Marseille University and CNRS, Institute of Materials, Microelectronics and Nanosciences of Provence (IM2NP, UMR CNRS 6242), Bâtiment IRPHE, Marseille, France

[%]Laboratoire Souterrain de Modane (LSM, CEA-CNRS), Modane, France

[‡]JB R&D, Ferrière, Saint-Etienne en Dévoluy, France

[‡]Laboratory of Nuclear Problems, JINR, Dubna, Moscow region, Russia

A 2.5 GHz Radiation Hard Fully Self-biased PLL using 0.25 μm SOS-CMOS Technology 116

P.P.Ghosh, E.Xiao;

Electrical Engineering Department, University of Texas at Arlington, TX, USA

Soft Error Estimates for Fabless Companies 120

A.Dixit, R.Heald;

Sun Microsystems, Santa Clara, CA, USA

Session G System on a Chip

Invited Paper: A Low-Power Multi-Core Media Co-Processor for Mobile Application Processors 123

S.Nomura^{}, F.Tachibana⁺, T.Fujita⁺, C.K.Teh⁺, H.Usui^{*}, F.Yamane^{*}, Y.Miyamoto^{*}, T.Yamashita⁺, H.Hara⁺, M.Hamada⁺, Y.Tsuboi^{*};*

^{}Digital Media SoC Dept., Center for Semiconductor Research and Development, Toshiba Corporation, Kawasaki, Japan*

⁺Advanced Circuit Design Dept., Center for Semiconductor Research and Development, Toshiba Corporation, Kawasaki, Japan

Implementation of Area Efficient H.264/AVC CAVLC Decoder 129

B.-S.Choi, J.-Y.Lee;

Chonbuk University, SoC Lab. 7th Engineering Department, Jeon-ju, Korea, South (Republic of)

Implementation of Scalable Interconnect Networks for data reordering used in Discrete Trigonometric Transforms (DTT) 133

A.Hussein^{}, A.Suleiman^{*}, N.Kerkiz⁺, D.Akopian^{*};*

^{}University of Texas at San Antonio, Electrical and Computer Engineering Department, USA*

⁺Intel Corporation, Austin, Texas, USA

Semi-Custom Design Flow: Leveraging Place and Route Tools in Custom Circuit Design 137

*N.N.Eleyan, K.Lin, M.Kamal, B.Mohammad, P.Bassett;
Qualcomm, DSP Core Design, Austin, TX, USA*

Invited Paper: Technology and Design Aspects of Ultra-Thin Silicon Chips for Bendable Electronics 142

*H.Richter, H.D.Rempp, M.-U.Hassan, C.Harendt, N.Wacker, M.Zimmermann, J.N.Burghartz;
Institute for Microelectronics, Stuttgart, Germany*

Session H Advance Transistors

Invited Paper: The Tunnel Source MOSFET: A Novel Asymmetric Device Solution for Ultra-Low Power Applications 148

*V.Nagavarapu, A.Tura, R.Jhaveri, H.-Y.Chang, J.Woo;
UCLA CMOS Laboratory, University of California, Los Angeles, Los Angeles, CA, USA*

Invited Paper: High mobility III-V Channel MOSFETs for Post-Si CMOS Applications 153

Y.Sun^{}, E.W.Kiewra^{*}, J.P.De Souza^{*}, S.J.Koester^{*}, J.J.Bucchignano^{*}, N.Ruiz^{*}, K.E.Fogel^{*}, D.K.Sadana^{*},
G.G.Shahidi^{*}, J.Fompeyrine⁺, D.J.Webb⁺, M.Sousa⁺, C.Marchiori⁺, R.Germann⁺, K.T.Shui[#];
^{*}IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA
⁺IBM Zürich Research Laboratory, Rüschlikon, Switzerland
[#]Electrical Engineering, Princeton University, Princeton, NJ, USA*

Systematic Approach of FinFET based SRAM Bitcell Design for 32nm Node and Below 157

S.C.Song^{}, M.Abu-Rahma^{*}, B.M.Han^{*}, L.Ge^{*}, S.S.Yoon^{*}, J.Wang^{*}, W.Yang⁺, D.Liu⁺, C.Hu⁺, G.Yeap^{*};
^{*}Qualcomm Incorporated, San Diego, CA, USA
⁺Electrical Engineering Dept., University of California, Berkeley, CA, USA*

Stacked 3-Dimensional 6T SRAM Cell with Independent Double Gate Transistors 161

M.Weis^{}, A.Pfitzner⁺, D.Kasprowicz⁺, R.Emling^{*}, T.Fischer^{*}, S.Henzler^{*}, W.Maly[#], D.Schmitt-Landsiedel^{*};
^{*}Technische Universität München, Germany
⁺Warsaw University of Technology, Poland
[#]Carnegie Mellon University, Pittsburgh, USA*

Dynamic Power Analysis for Custom Designs 165

*S.Bijansky, B.Mohd, B.Mohammad;
Qualcomm, Austin, Texas, USA*

A Novel Poly-Si Thin-Film Transistor with Multi-Trenched Body by Using Isotropic-etching for Suppressing Off-State Leakage 169

*H.-N.Chiu, J.-T.Lin, Y.-C.Eng, P.-H.Lin, T.-F.Chang, C.-H.Sun, C.-H.Kuo, H.-H.Chen;
Department of Electrical Engineering, National, Sun Yat-Sen University, Kaohsiung, Taiwan, R.O.C.*

Future of Planar Self-Aligned Block Oxide Based MOSFET Technology 172

*J.-T.Lin, Y.-C.Eng, C.-H.Kuo, T.-F.Chang, C.-H.Sun, P.-H.Lin, H.-N.Chiu, H.-H.Chen;
Department of Electrical Engineering, National, Sun Yat-Sen University, Kaohsiung, Taiwan, R.O.C.*

Session I Memory

Invited Paper: Embedded Nonvolatile Memory Technology 176

K.Baker;

Freescale Semiconductor, Austin, TX, USA

Robust Multi-VT 4T SRAM Cell in 45nm Thin BOx Fully-Depleted SOI technology with Ground Plane 181

J.-P.Noel, O.Thomas*, C.Fenouillet-Beranger*, M.-A.Jaud*, A.Amara+;*

**CEA, LETI, MINATEC, Grenoble, France*

+ISEP, Paris, France

Compact 6T SRAM cell with robust Read/Write stabilizing design in 45nm Monolithic 3D IC technology 185

O.Thomas, M.Vinet, O.Rozeau, P.Batude, A.Valentian;

CEA/LETI-MINATEC, Grenoble, France

Operation of Multi-Level Phase Change Memory Using Various Programming Techniques 189

J.-T.Lin, Y.-B.Liao+, M.-H.Chiang*, W.-C.Hsu+;*

**Department of Electronic Engineering, National Ilan University, Taiwan, ROC*

+Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Taiwan, ROC

Session J DFM/DFT/DFR/DFY

Invited Paper: An On-Chip Process Control Monitor for Process Variability Measurements in Nanometer Technologies 193

F.Klass, A.Jain, G.Hess;

Apple Inc., Cupertino, CA, USA

Invited Paper: Statistical-aware Designs for the nm Era 197

R.Joshi, R.Kanj+;*

**IBM TJ Watson Research Center, Yorktown Heights, NY, USA*

+IBM Austin Research Labs, Austin, Texas, USA

Dynamic Cache Resizing Architecture for High Yield SOC 201

B.Mohammad, M.T.Rab*#, Kh.Mohammad+, M.A.Suleman#;*

**Qualcomm Incorporated, USA*

+University of Texas at San Antonio, USA

#University of Texas at Austin, USA

An Innovative Timing Slack Monitor for Variation Tolerant Circuits 205

B.Rebaud, M.Belleville*, E.Beigné*, M.Robert+, P.Maurine+, N.Azemdard+;*

**CEA, LETI, MINATEC, Grenoble, France*

+LIRMM - CNRS - Université Montpellier II, Montpellier, France

Machine Learning based Lithographic Hotspot Detection with Critical-Feature Extraction and Classification 209

D.Ding, X.Wu, J.Ghosh, D.Z.Pan;

ECE Dept. Univ. of Texas at Austin, Austin, TX, USA

Session K Emerging Technology

Invited Paper: Monolayer Doping and Diameter-Dependent Electron Mobility Assessment of Nanowires 213

*A.C.Ford**, *J.C.Ho**, *Y.-L.Chueh**, *A.Javey*+*;

**Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA, USA*

+Lawrence Berkeley National Laboratory and Berkeley Sensor and Actuator Center, University of California, Berkeley, CA, USA

Invited Paper: Self-aligned In_{0.53}Ga_{0.47}As MOSFETs with Atomic Layer Deposited Al₂O₃, ZrO₂, and Stacked Al₂O₃/ZrO₂ Gate Dielectrics 218

H.Zhao, J.C.Lee;

University of Texas at Austin, Austin, TX, USA

One-Transistor Bistable-Body Tunnel SRAM 222

K.Karda, J.Brockman, S.Sutar, A.Seabaugh, J.Nahas;

University of Notre Dame, Notre Dame, IN, USA

Complementary Nano-Electro-Mechanical Switches For Ultra-Low-Power Applications: Fabrication, Design and Simulation N/A

*K.Alzoubi**, *D.G.Saab**, *M.Tabib-Azar**;

**Department of EECS, Case Western Reserve University, Cleveland, Ohio, USA*

+Department of ECE, University of Utah, Salt Lake City, Utah, USA

Session L RF/Analog

A 1.8V 200mW 8-bit 1GSPS CMOS A/D Converter with a Cascaded-Folding and an Interpolation 226

J.Hwang, D.Lee, S.Park, J.Moon, M.Song;

Dept. of Semiconductor Science, Dongguk University, Seoul, Korea

An 8-bit 500MHz Two-Step ADC in 0.13-um SiGe BiCMOS N/A

P.-H.Chen, M.Peckerar;

Analog and Mixed-signal Systems Design Laboratory, University of Maryland, College Park, MD, USA

Hot Carrier Stress Effect on the Performance of 65 nm CMOS Low Noise Amplifier 230

Y.Shen, J.Lee, H.Shin;

Inter-University Semiconductor Research Center (ISRC) and School of Electrical Engineering, Seoul National University, Kwanak-gu, Seoul, Korea

Author Index