

**2009 20th IEEE/IFIP
International Symposium on
Rapid System Prototyping**

(RSP)

**Paris, France
23 – 26 June 2009**



**IEEE Catalog Number: CFP09047-PRT
ISBN: 978-1-4244-4418-2**

**Copyright © 2009 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP09047-PRT
ISBN 13:	978-1-4244-4418-2
ISSN:	1074-6005

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2009 IEEE/IFIP International Symposium on Rapid System Prototyping

RSP 2009

Table of Contents

Session 1: Formal Methods, Synthesis & Quality Assurance

An Experimental Model-Based Rapid Prototyping Environment for High-Confidence Embedded Software	3
<i>Joseph Porter, Peter Volgyesi, Nicholas Kottenstette, Harmon Nine, Gabor Karsai, and Janos Sztipanovits</i>	
WoLFram- A Word Level Framework for Formal Verification	11
<i>André Süßflow, Ulrich Kühne, Görschwin Fey, Daniel Große, and Rolf Drechsler</i>	
Rapid-Prototyping of Adaptive Component-Based Systems Using Runtime Aspectual Interactions	18
<i>Nasreddine Aoumeur, Barkaoui Kamel, and Gunter Saake</i>	
Adapting Models to Model Checkers, A Case Study : Analysing AADL Using Time or Colored Petri Nets	26
<i>Xavier Renault, Fabrice Kordon, and Jérôme Hugues</i>	
A Formal Method for Rapid SoC Prototyping	34
<i>Christos Pavlatos, Alexandros C. Dimopoulos, and George Papakonstantinou</i>	

Session 2: Communication Aspects

A Flexible High Throughput FPGA Based Prototype Platform for RW Channel Development	41
<i>Bhasker Jakka, Dillip Dash, Caner Yalcin, Ly Dang, Omar Mire, and Aldo Cometti</i>	
Synthesis of Communication Mechanisms for Multi-tile Systems Based on Heterogeneous Multi-processor System-On-Chips	48
<i>Alexandre Chagoya-Garzon, Xavier Guérin, Frédéric Rousseau, Frédéric Pétrot, Davide Rossetti, Alessandro Lonardo, Piero Vicini, and Pier Stanislao Paolucci</i>	

Efficient Heuristics for Minimizing Communication Overhead in NoC-based Heterogeneous MPSoC Platforms	55
<i>Amit Kumar Singh, Wu Jigang, Alok Prakash, and Thambipillai Srikanthan</i>	
Communication-Aware Hierarchical Online-Placement in Heterogeneous Reconfigurable Systems	61
<i>Sven Schneider, André Meisel, and Wolfram Hardt</i>	
Testing of an FPGA Based C2X-Communication Prototype with a Model Based Traffic Generation	68
<i>Oliver Sander, Benjamin Glas, Christoph Roth, Jürgen Becker, and K.D. Müller-Glaser</i>	

Session 3: Prototyping Methodology

Operating System Support for Difference-Based Partial Hardware Reconfiguration	75
<i>Tiago de Albuquerque Reis and Antônio Augusto Fröhlich</i>	
A Methodology for Rapid Optimization of HandelC Specifications	81
<i>Joey C. Libby and Kenneth B. Kent</i>	
High-Level System Modeling for Rapid HW/SW Architecture Exploration	88
<i>Chafic Jaber, Andreas Kanstein, Ludovic Apvrille, Amer Baghdadi, Patricia Le Moënner, and Renaud Pacalet</i>	
Rapid Prototyping Projection Algorithms with FPGA Technology	95
<i>John Cole, Larry Garey, and Kenneth B. Kent</i>	
Automatic Code Generation from Real-Time Systems Specifications	102
<i>Laura Carnevali, Dario D'Amico, Lorenzo Ridi, and Enrico Vicario</i>	

Session 4: Hardware Modeling

Generating an Efficient Instruction Set Simulator from a Complete Property Suite	109
<i>Ulrich Kühne, Sven Beyer, and Christian Pichler</i>	
A Generic Instruction Set Simulator API for Timed and Untimed Simulation and Debug of MP2-SoCs	116
<i>Nicolas Pouillon, Alexandre Becoulet, Aline Vieira de Mello, Francois Pecheux, and Alain Greiner</i>	
Configuration Measurement for FPGA-based Trusted Platforms	123
<i>Benjamin Glas, Alexander Klimm, K.D. Müller-Glaser, and Jürgen Becker</i>	
Rapid Prototyping of ASIP-based Flexible MMSE-IC Linear Equalizer	130
<i>Atif Raza Jafri, Amer Baghdadi, and Michel Jézéquel</i>	

Session 5: Performance Optimization

High-Performance Buffer Mapping to Exploit DRAM Concurrency in Multiprocessor DSP Systems	137
<i>Dongwon Lee, Shuvra S. Bhattacharyya, and Wayne Wolf</i>	
Area-Time Estimation of Controller for Porting C-Based Functions onto FPGA	145
<i>Lieu My Chuong, Siew-Kei Lam, and Thambipillai Srikanthan</i>	
Instruction Cache Tuning for Embedded Multitasking Applications	152
<i>Santanu Kumar Dash and Thambipillai Srikanthan</i>	

Efficient Data Access Management for FPGA-Based Image Processing SoCs	159
<i>Zahir Larabi, Yves Mathieu, and Stéphane Mancini</i>	
Design and Implementation of an UWB Digital Transmitter Based on the Multiband OFDM Physical Layer Proposal	166
<i>Platsis Michalis, Papaefstathiou Ioannis, and Meintanis Dimitrios</i>	
Session 6: Automotive & Industrial Applications	
Physical Layer Extraction of FlexRay Configuration Parameters	173
<i>Matthias Heinz, Verena Höss, and K.D. Müller-Glaser</i>	
An Interactive Approach to Timing Accurate PCI-X Simulation	181
<i>Kevin Andryc, Russell Tessier, and Patrick Kelly</i>	
An Approach to Supply Simulations of the Functional Environment of ECUs for Hardware-in-the-Loop Test Systems Based on EE-architectures Conform to AUTOSAR	188
<i>Martin Hillenbrand and K.D. Müller-Glaser</i>	
FPGA-based Radar Signal Processing for Automotive Driver Assistance System	196
<i>Jean Saad, Amer Baghdadi, and Frantz Bodereau</i>	

Author Index