

2009 International Workshop on Junction Technology

(IWJT)

**Kyoto, Japan
11 – 12 June 2009**



**IEEE Catalog Number: CFP09796-PRT
ISBN: 978-1-4244-3319-3**

**Copyright © 2009 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP09796-PRT
ISBN 13:	978-1-4244-3319-3
Library of Congress No.:	2008909470

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com

Program/Contents

IWJT2009, Kyoto, Japan, June 11-12, 2009

June 11 (Thursday)

09:40 Opening Remarks

Special Speech *Chair: K. Tsutsui (Tokyo Institute of Technology)*

09:50 SS **Research and Development Strategies to Fast Advance China's Semiconductor Industry** 1
R. Liu (Fudan Univ.)

Keynote Speech *Chair: K. Suguro (Toshiba)*

10:20 KN-1 **Transistor Evolution for CMOS Extension and Future Information Processing Technologies** 3
T. Hiramoto (Univ. of Tokyo)

Session 1 Nano-Device & Advanced Integration (1) *Chair: H. Wakabayashi (Sony)*

10:50 S1-1 **Analyses of Random Threshold Voltage Fluctuations in MOS Devices** 7
[Invited] K. Takeuchi^{1,3}, T. Tsunomura¹, A. T. Putra², T. Fukai¹, A. Nishida¹, S. Kamohara¹ and T. Hiramoto^{1,2}
(¹MIRAI-Selete, ²Univ. of Tokyo, ³NEC Electronics)

11:15 S1-2 **Junction Technologies for Devices with Steep Subthreshold Swing** 11
[Invited] Y. C. Yeo (Nat. Univ. of Singapore)

11:40 S1-3 **Correlation of Device Performance to Die-Level Stress Variations** 15
D. M. Owen¹, C. Otten², H. Bu², Y. Wang¹, S. Shetty¹ and J. Hebb¹
(¹Ultratech, ²Texas Instruments)

12:00 Lunch (90min)

Session 2 Advanced Doping (1) *Chairs: M. Tanjo (Nissin), Y. Kawasaki (Renesas)*

13:30 S2-1 **Formation of USJ with Cluster Implants for 32nm Node and Beyond** 19
[Invited] K. Sekar and W. Krull (SemEquip)

13:55 S2-2 **Molecular Carbon Implant Technology for Ultra-Shallow Junction Formation and n-MOSFET Strain Application in a 40nm Node Logic Device** 25
P. Kuo¹, C. I Li¹, P. W. Liu¹, H. H. Lai¹, R. Liu¹, M. Chan¹, C.N. Yang¹, J.Y. Wu¹, B. Chang², E. Tien², J. Shiu², L. Rubin², D. Tieger² and M. S. Ameen²
(¹United Microelectronics, ²Axcelis Technologies)

14:15 S2-3 **Ultra-Shallow Carborane Molecular Implant for 22-nm node p-MOSFET Performance Boost** 27
(L. N.) B. Colombeau, T. Thanigaivelan, E. Arevalo, T. Toh, R. Miura and H. Ito
(Varian Semiconductor Equipment Associates)

14:35 S2-4 **Influence of Amorphization Depth on Sheet Resistance in Shallow Junction Formation with B Cluster Implantation** 31
(L. N.) Y. Kawasaki^{1,2}, Y. Maruyama¹, H. Yoshimura¹, H. Miyatake¹ and K. Shibahara²
(¹Renesas Technology, ²Hiroshima Univ.)

Session 3 Silicides/Germanides *Chair:R. Liu (Fudan Univ.), O. Nakatsuka (Nagoya Univ.)*

14:55	S3-1 [Invited]	Dopant Segregated Schottky S/D and Application to High Performance MOSFETs A. Kinoshita (Toshiba)	34
15:20	S3-2	Growth Mechanism of Epitaxial NiSi₂ in Atomic-Scale for Schottky Source/Drain in Silicon Nanowire Transistors S. Migita, Y. Morita, N. Taoka, W. Mizubayashi and H. Ota (Advanced Industrial Science and Technology)	38
15:40	S3-3	Influence of Interfacial Structure on Electrical Properties of Metal/Ge Schottky Contacts O. Nakatsuka, S. Akimoto, T. Nishimura and S. Zaima (Nagoya Univ.)	40
16:00		Coffee Break (15min)	

Session 4 Nano-Device & Advanced Integration (2)

Chairs: H. Fukutome (Fujitsu), Y. C. Yeo (Singapore Univ.)

16:15	S4-A [Invited]	Laser Anealed Metastable Silicon-Carbon O. Gluchenkov (IBM)	
16:40	S4-1 [Invited]	Advanced Technologies for Enhancing Drive Current of High-Density Transistors H. Fukutome and Y. Momiyama (Fujitsu Microelectronics Limited)	42
17:05	S4-2	A Comparative Study of Double Gate MOSFET with Asymmetric Barrier Heights at Source/Drain and the Symmetric DG-SBFET D. Xiong-Xiong, S. Lei*, L. Xiao-Yan and H. Ru-Qi (Peking Univ.)	47
17:25	S4-3	The Impact of Junction Depth on Vertical Sidewall MOSFETs with Embedded Gate C.-H. Kuo, J.-T. Lin*, T.-Y. Lee, Y.-C. Eng, T.-F. Chang, P.-H. Lin, H.-H. Chen, C.-H.g Sun and H.-N. Chiu (Nat. Sun Yat-Sen Univ.)	51
17:45	S4-4 (L. N.)	Junction Anneal Sequence Optimization for Advanced High-K / Metal Gate CMOS Technology C. Ortolland ¹ , L.-A. Ragnarsson ¹ , C. Kerner ¹ , T. Chiarella ¹ , E. Rosseel ¹ , Y. Okuno ² , P. Favia ¹ , O. Richard ¹ , J.-L. Everaert ¹ , T. Schram ¹ , S. Kubicek ¹ , P.P. Absil ¹ , S. Biesemans ¹ , R. Schreutelkamp ³ and T. Hoffmann (¹ IMEC, ² Panasonic, ³ Applied Materials)	54
18:30		Banquet	

June 12 (Friday)

Keynote Speech *Chair: B. Mizuno (UJT Lab.)*

- 09:30 KN-2 **Electrical Transport characterization of nano CMOS devices with ultra-thin silicon film** 58
G. Ghibaudo¹, M. Mouis¹, L. Pham-Nguyen^{1,3}, K. Bennamane¹, I. Pappas¹, A. Cros³, G. Bidal^{3,1}, D. Fleury^{3,1}, A. Claverie², G. Benassayag², P-F. Fazzini², C. Fenouillet-Beranger³, S. Monfray³, F. Boeuf³, S. Cristoloveanu¹, T. Skotnicki³ and N. Collaert⁴
(¹IMEP-LAHC, ²CEMES/CNRS, ³STMicroelectronics, ⁴IMEC)

Session 5 Metrology & Characterization *Chairs: J. Matsuo (Kyoto Univ.), H. Ito (Varian)*

- 10:00 S5-1 **Characterization of Junction Activation and Deactivation Using non-Equilibrium Annealing: Solid Phase Epitaxy, Spike Annealing, Laser Annealing Instructions for** 64
[Invited] M. Bersani¹, G. Pepponi¹, D. Giubertoni¹, S. Gennaro¹, M. A. Sahiner², S. P. Kelty², M. Kah³, K. J. Kirkby³, R. Doherty⁴, M. A. Foad⁴, F. Meirer⁵, C. Streli⁵, J. C. Woicik⁶ and P. Pianetta⁷
(¹FBK-Irst, ²Seton Hall Univ., ³Univ. of Surrey, ⁴Applied Materials, ⁵Atominstitut der Österreichischen Univ., ⁶NIST, ⁷SSRL)
- 10:25 S5-2 **Electron Holography for 2-D Dopant Profiling** 69
[Invited] M. A. Gribelyuk, J. Yuan, O. Gluschenkov, P. Ronsheim and H. Shang (IBM)
- 10:50 S5-3 **Two-dimensional Carrier Profiling with Sub-nm Resolution Using SSRM: From Basic Concept to TCAD Calibration and Device Tuning** 74
[Invited] P. Eyben¹, S.-C. Vemula¹, T. Noda² and W. Vandervorst^{1,3}
(¹IMEC, ²Panasonic, ³K. U. Leuven)
- 11:15 S5-4 **Characterization of Uni-axially Stressed Si and Ge Concentration in Si_{1-x}Ge_x using Polychromator-based Multi-wavelength Raman Spectroscopy** 79
W. S. Yoo, T. Ueda and K. Kang (WaferMasters)
- 11:35 S5-5 **Stress Measurement of Carbon Cluster implanted layers with in-plane Diffraction Technique** 84
(L. N.) J. Matsuo¹, K. Ichiki, M. Hada¹, S. Ninomiya¹, T. Seki¹, T. Aoki¹, T. Nagayama and M. Tanjyo
(¹Kyoto Univ., JST, Nissin Ion Equipment)
- 11:55 Lunch (90min)

Session 6 Advanced Doping (2) *Chairs: S. Shibata (Panasonic), Y. Erokin (Varian)*

- 13:25 S6-1 **Advanced Plasma Doping Technique for USJ** 86
[Invited] L. Godet, G. D. Papasouliotis, A. Kontos, T. Miller and V. Singh (Varian Semiconductor Equipment Associates)
- 13:50 S6-2 **Plasma Doping for 3D and 2D devices** 91
[Invited] B. Mizuno (Ultimate Junction Technologies)

14:15	S6-3 [Invited]	Recent Advance in Single-Ion Implantation Method for Single-Dopant Devices	96
		T. Shinada ¹ , M. Hori ² , K. Taira ² , T. Endoh ³ and I. Ohdomari ² (¹ Waseda Institute for Advanced Study, ² Waseda Univ., ³ Tohoku Univ.)	
14:40	S6-4 (L. N.)	V_{th} Control by Halo Implantation using the SEN's MIND system	100
		S. Ninomiya ¹ , Y. Kimura ¹ , T. Kudo ¹ , A. Ochi ¹ , F. Sato ¹ , M. Tsukihara ¹ , G. Fuse ¹ , M. Sugitani ¹ , K. Tada ² , H. Kamiyanagi ² and S. Shibata ² (¹ SEN, ² Panasonic)	
15:00	S6-5 (L. N.)	Anomalous Amorphization Resistance of Ge against ¹¹B⁺ Implantation	104
		K. Shibahara and K. Osada (Hiroshima Univ.)	
15:20	S6-6 (L. N.)	Implant Damage Evaluation at High Energy and Low Dose Ion Implantation using White Defect of CCD Image Sensor	106
		E. Kanazaki, N. Iwawaki, F. Kawase and S. Shibata (Panasonic)	
15:40	Coffee Break (15min)		
Session 7 Activation & Annealed Defects Chairs: S. Shishiguchi (NECEL), T. Aoyama (Selete)			
15:55	S7-1 [Invited]	Multi-Functional Annealing Using Flexibly-Shaped-Pulse Flash Lamp Annealing(FSP-FLA) for High-k/Metal Gated CMOS Devices	110
		T. Aoyama, S. Kato, T. Ohizawa, K. Ikeda and Y. Ohji (Semiconductor Leading Edge Technologies)	
16:20	S7-2	Diffusion-less Ultra-Shallow p+/n Junction Formation in Si Using Low-Temperature Solid Phase Epitaxy and Non-Melt Laser Annealing	116
		R. Kaneko ¹ , S. Hara ¹ , T. Fukaya ¹ , S. Matsumoto ¹ , T. Suzuki ² , G. Fuse ² , T. Kudo ³ and S. Sakuragi ³ (¹ Keio Univ., ² SEN, ³ Sumitomo Heavy Industries)	
16:40	S7-3	Impact of Laser Spike Annealing Dwell Time on Wafer Stress and Photolithography Overlay Errors	119
		S. Shetty ¹ , A. Jain ² , D. M. Owen ¹ , J. Mileham ¹ , J. Hebb ¹ and Y. Wang ¹ (¹ Ultratech, ² Texas Instruments)	
17:00	S7-4 (L. N.)	Fundamental Study on the Impact of C Co-Implantation on Ultra Shallow B Junctions	123
		G. Zschätzsch ^{1,2} , W. Vandervorst ^{1,2} , T. Hoffmann ¹ , J.-L. Everaert ¹ and J.I. del Agua Borniquel ³ (¹ IMEC, ² K. U. Leuven, ³ Applied Materials)	
17:20	S7-5 (L. N.)	Anomalous Behavior in the Dependence of Carrier Activation on Implant Dose for Extremely Shallow Source/Drain Extensions Activated by Flash Lamp Annealing	127
		S. Kato, T. Onizawa, T. Aoyama, K. Ikeda and Y. Ohji (Semiconductor Leading Edge Technologies)	
17:40	S7-6 (L. N.)	Study of Damage Accumulation and Annealing Process at Low Energy Boron Implantation Using Molecular Dynamics Simulations	131
		T. Aoki and J. Matsuo (Kyoto Univ.)	
18:00	Closing Remarks		