

2009 IEEE International Reliability Physics Symposium (IRPS 2009)

**Montreal, Quebec, Canada
26 – 30 April 2009**

Pages 1-548



**IEEE Catalog Number: CFP09RPS-PRT
ISBN: 978-1-4244-2888-5**

**Copyright © 2009 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP09RPS-PRT
ISBN 13:	978-1-4244-2888-5
Library of Congress No.:	82-640313
ISSN:	1541-7026

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com

TABLE OF CONTENTS

SESSION 2A: TRANSISTORS: BTI AND TRAPS

2A.1 On the Temperature Dependence of NBTI Recovery	1
<i>T. Aichinger, M. Nelhiebel and T. Grasser</i>	
2A.2 Unambiguous Identification of the NBTI Recovery Mechanism using Ultra-Fast Temperature Changes	2
<i>T. Aichinger, M. Nelhiebel and T. Grasser</i>	
2A.3 Successful Measurements of Electron Energy Dependence of Interface-Trap-Induced Scattering in N-MOSFETs: Developed Hall Effect Measurements and Comparison with Theory	8
<i>Shigeki Kobayashi, Takamitsu Ishihara, Masumi Saitoh, Yukio Nakabayashi, Toshinori Numata and K. Uchida</i>	
2A.4 Physics and Mechanisms of Dielectric Trap Profiling by Multi-Frequency Charge Pumping (MFCP) Method	13
<i>M. Masuduzzaman, A. E. Islam and M. A. Alam</i>	
2A.5 Defect Profiling in the SiO₂ / Al₂O₃ Interface Using Variable TCharge- TDischarge Amplitude Charge Pumping (VT²ACP)	21
<i>M. B. Zahid, R. Degraeve, M. Cho, L. Pantisano, D. R. Aguado, J. Van Houdt, G. Groeseneken and M. Jurczak</i>	

SESSION 2B: TRANSISTORS: BTI AND TRAPS

2B.1 A Unified Model for Permanent and Recoverable NBTI Based on Hole Trapping and Structure Relaxation	26
<i>Daniele Ielmini, Mariaflavia Manigrasso, Francesco Gattel and Grazia Valentini</i>	
2B.2 A Two-Stage Model for Negative Bias Temperature Instability	33
<i>T. Grasser, B. Kaczer, W. Goes, T. Aichinger, Ph. Hehenberger and M. Nelhiebel</i>	
2B.3 Systematic Study of the Relationship Between 1/f Noise, Interface State Defects and Mobility Degradation of High-K /Metal CMOSFETs on (110) and (100) Substrate	45
<i>Motoyuki Sato, Takayuki Aoyama, Yasuo Nara and Yuzuru Ohji</i>	
2B.4 Investigation of Post-NBT Stress Current Instability Modes in HfSiON Gate Dielectric pMOSFETs by Measurement of Individual Trapped Charge Emissions	51
<i>H. C. Ma, J. P. Chiu, C. J. Tang, Tahui Wang and C. S. Chang</i>	
2B.5 NBTI from the Perspective of Defect States with Widely Distributed Time Scales	55
<i>B. Kaczer, T. Grasser, J. Martin-Martinez, E. Simoen, M. Aoulaiche, P. Roussel and G. Groeseneken</i>	

SESSION 2C: COMPOUND TRANSISTORS

2C.1 (Invited) Reliability of GaN HEMTs: Current Status and Future Technology	61
<i>Toshihiro Ohki, Toshihide Kikkawa, Yusuke Inoue, Masahito Kanamura, Naoya Okamoto, Kozo Makiyama, Kenji Imanishi, Hisao Shigematsu, Kazukiyo Joshin and Naoki Hara</i>	
2C.2 Influence of GaN Cap on Robustness of AlGaIn/GaN HEMTs	71
<i>Ponky Ivo, Arkadiusz Glowacki, Reza Pazirandeh, Eldad Bahat-Treidel, Richard Lossy, Joachim Würfl, Christian Boit and Günther Tränkle</i>	

2C.3 Reliability Review of 250 GHz Fully Self Aligned Heterojunction Bipolar Transistors for Millimeter-Wave Applications	76
<i>Malick Diop, Mathieu Marin, Nathalie Revil, Franck Pourchon, Cedric Leyris, Pascal Chevalier and Gérard Ghibaudo</i>	
2C.4 Mixed-Mode Stress Degradation Mechanisms in pnp SiGe HBTs	83
<i>Partha S. Chakraborty, Aravind Appaswamy, Prabir K. Saha, Nand K. Jha, John D. Cressler, Hiroshi Yasuda, Bob Eklund and Rick Wise</i>	

SESSION 2D: OPTO-ELECTRONICS AND THIN FILMS

2D.1 (Invited) Reliability Issues in AlGaN Based Deep Ultraviolet Light Emitting Diodes	89
<i>Asif Khan, Seongmo Hwang, Jonathan Lowder, Vinod Adivarahan and Qhalid Fareed</i>	
2D.2 Degradation Mechanisms Beyond Device Self-Heating in Deep Ultraviolet Light Emitting Diodes	94
<i>Craig G. Moe, Meredith L. Reed, Gregory A. Garrett, Grace D. Metcalfe, Troy Alexander, Hongen Shen, Michael Wraback, Alex Lunev, Yuriy Bilenko, Xuhong Hu, Ajay Sattu, Jianyu Deng, Maxim Shatalov and Remis Gaska</i>	
2D.3 Thermally Activated Degradation and Package Instabilities of Low Flux LEDs	98
<i>L. Trevisanello, F. De Zuani, M. Meneghini, N. Trivellin, E. Zanoni and G. Meneghesso</i>	
2D.4 Reliability and Lifetime of Flexible Organic Electronics	104
<i>Melissa Kreger, Eitan Ziera, Bob Eckert, Steve Lee, Bob Pusateri, Steve Wicks, Shiela Rodman, Jens Hauch and Christoph Brabec</i>	
2D.5 Improved Reliability of Organic Light-Emitting Diodes with Indium-Zinc-Oxide Anode Contact	105
<i>A. Pinato, M. Meneghini, A. Cester, N. Wrachien, A. Tazzoli, E. Zanoni, G. Meneghesso, B. D'Andrade, J. Esler, S. Xia and J. Brown</i>	
2D.6 Threshold Voltage Instability in Organic TFT with SiO₂ and SiO₂/Parylene-Stack Dielectrics	109
<i>N. Wrachien, A. Cester, A. Pinato, M. Meneghini, A. Tazzoli, G. Meneghesso, Jaroslav Kovac, Jan Jakabovic and Daniel Donoval</i>	
2D.7 Life-Stress Relationship for Thin Film Transistor Gate Line Interconnects on Flexible Substrates	117
<i>Thomas Martin and A. Christou</i>	

SESSION 2E: NOVEL MEMORIES

2E.1 Statistical and Scaling Behavior of Structural Relaxation Effects in Phase-Change Memory (PCM) Devices	122
<i>Mattia Boniardi, Daniele Ielmini, Simone Lavizzari, Andrea L. Lacaita, Andrea Redaelli and Agostino Pirovano</i>	
2E.2 A New Automated Methodology for Random Telegraph Signal Identification and Characterization: A Case Study on Phase Change Memory Arrays	128
<i>A. Chimenton, C. Zambelli and P. Olivo</i>	
2E.3 Effect of ReRAM-Stack Asymmetry on Read Disturb Immunity	134
<i>Masayuki Terai, Setsu Kotsuji, H. Hada, N. Iguchi, T. Ichihashi and S. Fujieda</i>	
2E.4 A Study of Dielectric Breakdown Mechanism in CoFeB/MgO/CoFeB Magnetic Tunnel Junction	139
<i>Chikako Yoshida, Masaki Kurasawa, Young Min Lee, Koji Tsunoda, Masaki Aoki and Yoshihiro Sugiyama</i>	

SESSION 2F: ASSEMBLY AND PACKAGING

2F.2 Electromigration Behavior of Micro Sn Bump under Pulsed DC	143
<i>Ha-Young You, Byoung-Joon Kim and Young-Chang Joo</i>	
2F.3 Comparison of Electromigration Behaviors of SnAg and SnCu Solders	149
<i>Minhua Lu, Da-Yuan Shih, Charles Goldsmith and Thomas Wassick</i>	
2F.4 (Invited) Package Design and Material Impact on Board Level Reliability of Fine Pitch Packages	155
<i>Ahmer Syed</i>	
2F.5 (Invited) Process Integration Considerations Towards 300 mm TSV Manufacturing - Moving Beyond the Champion SEM	156
<i>Sesh Ramaswami</i>	

SESSION 2G: EXTREME ENVIRONMENTS

2G.1 Impact of Deep Trench Isolation on Advanced SiGe HBT Reliability in Radiation Environments	157
<i>Stanley D. Phillips, Akil K. Sutton, Aravind Appaswamy, Marco Bellini, John D. Cressler, Alex Grillo, Gyorgy Vizkelethy, Paul Dodd, Mike McCurdy, Robert Reed and Paul Marshall</i>	
2G.2 Analytical Expression for Temporal Width Characterization of Radiation-Induced Pulse Noises in SOI CMOS Logic Gates	165
<i>Daisuke Kobayashi, Takahiro Makino and Kazuyuki Hirose</i>	
2G.3 The Effect of Elevated Temperature on Digital Single Event Transient Pulse Widths in a Bulk CMOS Technology	170
<i>M. J. Gadlage, J. R. Ahlbin, B. Narasimham, V. Ramachandran, C. A. Dinkins, B. L. Bhuva, R. D. Schrimpf and R. L. Shuler</i>	
2G.4 Reliability of High Performance Standard Two-Edge and Radiation Hardened by Design Enclosed Geometry Transistors	174
<i>Michael L. McLain, Hugh J. Barnaby, Ivan S. Esqueda, Jonathan Oder and Bert Vermeire</i>	
2G.5 Improvised Explosive Device (IED) Counter-Measures in Iraq	180
<i>James Ziegler</i>	

SESSION 2H: SOFT ERRORS

2H.1 (Invited) NSEU Impact on Commercial Avionics	181
<i>David C. Matthews and Michael J. Dion</i>	
2H.2 Single-Event Effects on Ultra-Low Power CMOS Circuits	194
<i>Megan C. Casey, B. L. Bhuva, Sarah A. Nation, Oluwole A. Amusan, T. Daniel Loveless, Lloyd W. Massengill, Dale McMorrow and Joseph S. Melinger</i>	
2H.3 Comparison of Alpha-Particle and Neutron-Induced Combinational and Sequential Logic Error Rates at the 32nm Technology Node	199
<i>B. Gill, N. Seifert and V. Zia</i>	
2H.4 Alpha Particle and Neutron-induced Soft Error Rates and Scaling Trends in SRAM	206
<i>Hajime Kobayashi, Nobutaka Kawamoto, Jun Kase and Ken Shiraishi</i>	
2H.5 An Industrial Fault Injection Platform for Soft-Error Dependability Analysis and Hardening of Complex System-on-a-Chip	212
<i>Jean-Marc Daveau, Alexandre Blampey, Gilles Gasiot, Joseph Bulone and Philippe Roche</i>	

2H.6 (Invited) Qualification Issues and Pitfalls for Advanced Semiconductor Devices in Space	221
<i>David A. Sunderland</i>	

SESSION 3A: FABLESS AND FOUNDRY QUALIFICATION

3A.1 (Invited) Reliability Framework in a Fabless-Foundry Environment	229
<i>S. Y. Pai, J. K. Jerry Lee, Kenny Ng, Reality Hsiao, K. C. Su and E. N. Chou</i>	
3A.2 Advanced Process & Product Reliability Development in Fabless Environment	236
<i>Gautam Verma, Kenneth Wu, Bruce Euzent and Cheng Huang</i>	
3A.3 (Invited) Qualification & Reliability Monitoring for Small Quantity ASIC Populations	244
<i>David R. Alexander, Stephen Philpy and Donald Pierce</i>	
3A.4 A Complete and Automatic Advanced Model Verification Platform for 32nm Technology and Beyond	247
<i>Yanfeng Li, Riko Radojic, Mark Nakamoto, Juzer Fatehi, G. Zhang, Xisheng Zhang and J. F. Kang</i>	

SESSION 3B: PRODUCT QUALIFICATION

3B.1 Reliability of Thyristor-Based Memory Cells	253
<i>Craig Salling, Kevin J. Yang, Rajesh Gupta, Dennis Hayes, Janice Tamayo, Vasudevan Gopalakrishnan and Scott Robins</i>	
3B.2 Improved Integrated Circuits Qualification Using Dynamic Laser Stimulation Techniques	260
<i>A. Deyine, K. Sanchez, P. Perdu, F. Battistella and D. Lewis</i>	
3B.3 Compensation of Operation-Related FMAX Degradation by Adaptive Control of Circuit Operating Voltage	266
<i>M. A. Wiatr, R. Heller, J. Hoentschel, R. Geilenkeuser, S. J. Wong, V. Shah, T. Mantei, M. Majer, E. Pruefer, C. Scott, T. Rodes, K. Wiczorek, M. Horstmann and D. Greenlaw</i>	
3B.4 (Invited) Emerging Post-CMOS Switch Options - A Product Reliability Perspective	273
<i>Kerry Bernstein</i>	

SESSION 3C: FLASH MEMORY

3C.1 Granular Electron Injection and Random Telegraph Noise Impact on the Programming Accuracy of NOR Flash Memories	274
<i>Christian Monzio Compagnoni, Luca Chiavarone, Marcello Calabrese, Riccardo Gusmeroli, Michele Ghidotti, Andrea L. Lacaita, Alessandro S. Spinelli and Angelo Visconti</i>	
3C.2 Electrical Field Dependence of Data Retention in High-K Interpoly Dielectrics	280
<i>Chun-Hyung Chung, Seung-Hyun Lim, Sang-Wook Lim, Young-Sun Kim, S. Y. Choi and Joo-Tae Moon</i>	
3C.3 Characterization of Threshold Voltage Instability after Program in Charge Trap Flash Memory	284
<i>Bio Kim, SeungJae Baik, Sunjung Kim, Joon-Gon Lee, Bonyoung Koo, S. Choi and Joo-Tae Moon</i>	
3C.4 Study of Gate-Injection Operated Sonos-Type Devices Using the Gate-Sensing and Channel-Sensing (GSCS) Method	288
<i>Pei-Ying Du, Hang-Ting Lue, Szu-Yu Wang, Tiao-Yuan Huang, Kuang-Yeu Hsieh, Rich Liu and C.-Y. Lu</i>	

3C.5 Study of Localized Tunnel Oxide Degradation after Hot Carrier Stressing Using A Novel Mid-Bandgap Voltage Characterization Method	294
<i>Cheng-Hung Tsai, Yen-Hao Shih, Yi-Hsuan Hsiao, Tzu-Hsuan Hsu, Kuang-Yeu Hsieh, Rich Liu and C.-Y. Lu</i>	
3C.6 Reliability of Single and Dual Layer Pt Nanocrystal Devices for NAND Flash Applications: A 2-Region Model for Endurance Defect Generation	301
<i>Pawan K. Singh, Gaurav Bisht, Sivatheja M., Sandhya C., Gautam Mukhopadhyay, Souvik Mahapatra, Ralf Hofmann, Kaushal Singh and Nety Krishna</i>	
3C.7 (Invited) Three Bits Per Cell Floating Gate NAND Flash Memory Technology for 30nm and Beyond	307
<i>H. Nitta, T. Kamigaichi, F. Arai, T. Futatsuyama, M. Endo, N. Nishihara, T. Murata, H. Takekida, T. Izumi, K. Uchida, T. Maruyama, I. Kawabata, Y. Suyama, A. Sato, K. Ueno, H. Takeshita, Y. Joko, S. Watanabe, Y. Liu, H. Meguro, A. Kajita, Y. Ozawa, Y. Tak</i>	

SESSION 3E: FAILURE ANALYSIS

3E.1 Study of Formation Mechanism of Nickel Silicide Discontinuities in High Performance CMOS devices	311
<i>S. Kudo, Y. Hirose, T. Futase, Y. Ogawa, T. Yamaguchi, K. Kihara, K. Kashihara, N. Murata, T. Katayama, K. Asayama and E. Murakami</i>	
3E.2 (Invited) Material Analysis With a Helium Ion Microscope	317
<i>Larry Scipioni, William Thompson, Sybren Sijbrandij and Shinichi Ogawa</i>	
3E.3 Methodology to Support Laser-Localized Soft Defects on Analog and Mixed-Mode Advanced ICs	322
<i>Magdalena Sienkiewicz, Abdellatif Firiti, Olivier Crepel, P. Perdu, K. Sanchez and D. Lewis</i>	
3E.4 Electron Beam Induced Temperature Oscillation for Qualitative Thermal Conductivity Analysis by an SThM / ESEM-Hybrid-System	327
<i>A.-K. Tiedemann, R. Heiderhoff, L. J. Balk and J. C. H. Phang</i>	
3E.5 Electron Beam Induced Current Investigation of Stress-Induced Leakage and Breakdown Processes in High-K Stacks	333
<i>Jun Chen, Takashi Sekiguchi, Naoki Fukata, Masami Takase, Toyohiro Chikyow, Ryu Hasunuma, Kikuo Yamabe, Motoyuki Sato, Yasuo Nara and Keisaku Yamada</i>	
3E.6 Surface Electro-Static Discharge or Mechanical Damage: Solving the Mystery of Metal-to-Metal Shorts Using an Innovative Failure Analysis Approach	339
<i>Lesly Endrinal and Edward Coyne</i>	

SESSION 3F: LATE PAPERS

3F.1 Adapted Strategies for Dew Condensation Testing to Evaluate the Reliability of Lead Free Surface Finishes	343
<i>C. Matzner and K. Feldmann</i>	

SESSION 4A: PROCESS AND INTEGRATION

4A.1 (Invited) Reliability for Manufacturing on 45nm Logic Technology with High-K + Metal Gate Transistors and Pb-Free Packaging	350
<i>Rahim Kasim, Chris Connor, J. Hicks, J. Jopling and Chris Litteken</i>	
4A.2 Impact of Metal Gate Electrode on Weibull Distribution of TDDB in HfSiON Gate Dielectrics	355
<i>Izumi Hirano, Yasushi Nakasaki, Shigeto Fukatsu, Akiko Masada, Yuichiro Mitani, Masakazu Goto, Koji Nagatomo, Seiji Inumiya and Katsuyuki Sekine</i>	

4A.3 Detrimental Impact of Technological Processes on BTI Reliability of Advanced High-K/Metal Gate Stacks	362
<i>X. Garros, M. Casse, C. Fenouillet-Béranger, G. Reibold, F. Martin, C. Gaumer, C. Wiemer, M. Perego and F. Boulanger</i>	
4A.4 Dual Nature of Metal Gate Electrode Effects on BTI and Dielectric Breakdown in TaC/HfSiON MISFETs	367
<i>Shigeto Fukatsu, Izumi Hirano, Kosuke Tatsumura, Akiko Masada, Shosuke Fujii, Yuichiro Mitani, Masakazu Goto, Seiji Inumiya, Kazuaki Nakajima, Shigeru Kawanaka and Tomonori Aoyama</i>	
4A.5 Processing Impact on the Reliability of Single Metal Dual Dielectric (SMDD) Gate Stacks	373
<i>T. Kauerauf, M. Aoulaiche, M. J. Cho, L.-Å. Ragnarsson, T. Schram, R. Degraeve, T. Hoffmann, G. Groeseneken and S. Biesemans</i>	
4A.6 Degradation of Interface Integrity Between a High-K Dielectric Thin Film and a Gate Electrode Due to Excess Oxygen in the Film	376
<i>Hideo Miura, Ken Suzuki, Yuta Ito, Seiji Samukawa, Tomonori Kubota, Toru Ikonma, Hideki Yoshikawa, Shigenori Ueda, Yoshiyuki Yamashita and Keisuke Kobayashi</i>	

SESSION 4B: NANOELECTRONICS

4B.1 Random Telegraph Noise in Highly Scaled nMOSFETs	382
<i>J. P. Campbell, J. Qin, K. P. Cheung, L. C. Yu, J. S. Suehle, A. Oates and K. Sheng</i>	
4B.2 Vth Fluctuations Due to Random Telegraph Signal on Work Function Control in Hf-Doped Silicate Gate Stack	389
<i>T. Shimizu, I. Kato, S. Yokogawa, T. Kitagaki, J. Taniguchi, T. Suzuki and T. Tsuboi</i>	
4B.3 Cu-Ion Diffusivity in SiO₂-Ta₂O₅ Solid Electrolyte and its Impact on the Yield of Resistance Switching After BEOL Processes	395
<i>N. Banno, T. Sakamoto, H. Hada, N. Kasai, N. Iguchi, H. Imai, S. Fujieda, T. Ichihashi, T. Hasegawa and M. Aono</i>	
4B.4 Investigation on Hot Carrier Reliability of Gate-All-Around Twin Si Nanowire Field Effect Transistor	400
<i>Yun Young Yeoh, Sung Dae Suk, M. Li, Kyoung Hwan Yeo, Dong-Won Kim, Gyoyoung Jin and Kyoungsuk Oh</i>	
4B.5 (Invited) Avalanche, Joule Breakdown and Hysteresis in Carbon Nanotube Transistors	405
<i>Eric Pop, Sumit Dutta, David Estrada and Albert Liao</i>	

SESSION 4C: HIGH VOLTAGE

4C.1 (Invited) Reliability Challenges for Power Devices under Active Cycling	409
<i>Werner Kanert</i>	
4C.2 Hot Carrier Effects in Trench-Based Integrated Power Transistors	416
<i>P. Moens, J. Roig, B. Desoete, F. Bauwens and M. Tack</i>	
4C.3 A New Off-State Drain-Bias TDDb Lifetime Model for DENMOS Device	421
<i>S. W. Chang, Chia Lin Chen, C. J. Wang and Kenneth Wu</i>	
4C.4 Hot Carrier Stress Degradation Modes in P-Type High Voltage LDMOS Transistors	426
<i>H. Enichlmair, J. M. Park, S. Carniello, B. Loeffler, R. Minixhofer and M. Levy</i>	
4C.5 TDDb Evaluations and Modeling of Very High-Voltage (10KV) Capacitors	432
<i>Robert Higgins and Joe McPherson</i>	

4C.6 Improvement of the Electrical Safe Operating Area of a DMOS Transistor During ESD Events	437
<i>Alevtina Podgaynaya, Erich Gornik, Dionyz Pogany and Matthias Stecher</i>	

SESSION 5A: INTERCONNECT ELECTRO- AND STRESS-MIGRATION

5A.1 (Invited) Thermomechanical Reliability for Emerging Device Technologies: Implications for ULK Integration, 3-D Structures and Packaging	443
<i>Reinhold H. Dauskardt</i>	
5A.2 The Effect of a Threshold Failure Time and Bimodal Behavior on the Electromigration Lifetime of Copper Interconnects	444
<i>R. G. Filippi, P.-C. Wang, A. Brendler, P. S. McLaughlin, J. Poulin, B. Redder, J. R. Lloyd and J. J. Demarest</i>	
5A.3 Void Nucleation and Growth Contributions to the Critical Current Density for Failure of Cu Vias	452
<i>A. Oates and M. H. Lin</i>	
5A.4 Time and Temperature Dependence of Early Stage Stress-Induced-Voiding in Cu/Low-k Interconnects	457
<i>K. Croes, C. J. Wilson, M. Lofrano, Y. Travalay, D. De Roest, Z. Tokei and G. P. Beyer</i>	

SESSION 5B: INTERCONNECT LOW-K

5B.1 Critical Ultra Low-k TDDDB Reliability Issues for Advanced CMOS Technologies	464
<i>F. Chen, M. Shinosky, B. Li, J. Gambino, S. Mongeon, P. Pokrinchak, J. Aitken, D. Badami, M. Angyal, R. Achanta, G. Bonilla, G. Yang, P. Liu, K. Li, J. Sudijono, Y. Tan, T. J. Tang and C. Child</i>	
5B.2 New Perspectives of Dielectric Breakdown in Low-k Interconnects	476
<i>Kok-Yong Yiang, H. Walter Yao, Amit Marathe and O. Aubel</i>	
5B.3 Fundamental Understanding of Porous Low-K Dielectric Breakdown	481
<i>Shou-Chung Lee, A. Oates and Kow-Ming Chang</i>	

SESSION 5C: HIGH-K GATE DIALECTRIC: SILC AND BREAKDOWN

5C.1 Stress-Induced Leakage Current and Defect Generation in nFETs with HfO₂/TiN Gate Stacks During Positive Bias Temperature Stress	486
<i>E. Cartier and A. Kerber</i>	
5C.2 Evidence of a New Degradation Mechanism in High-K Dielectrics at Elevated Temperatures	493
<i>S. Sahhaf, R. Degraeve, R. O'Connor, B. Kaczer, M. B. Zahid, P. Roussel, L. Pantisano and G. Groeseneken</i>	
5C.3 Characterization of SILC and its End-of-Life Reliability Assessment on 45nm High-K and Metal-Gate Technology	499
<i>S. Pae, T. Ghani, M. Hattendorf, J. Hicks, J. Jopling, J. Maiz, K. Mistry, J. O'Donnell, C. Prasad, J. Wiedemer and J. Xu</i>	
5C.4 TDDDB Failure Distribution of Metal Gate / High-K CMOS Devices on SOI Substrates	505
<i>A. Kerber, E. Cartier, B. P. Linder, S. A. Krishnan and T. Nigam</i>	

SESSION 5D: GATE BREAKDOWN AND TRANSISTOR HOT CARRIERS

5D.1 The Effect of Interface Thickness of High-K/Metal Gate Stacks on NFET Dielectric Reliability	510
<i>B. P. Linder, E. Cartier, S. Krishnan, James H. Stathis and A. Kerber</i>	
5D.2 Description of Si-O Bond Breakage Using Pair-Wise Interatomic Potentials Under Consideration of the Whole Crystal	514
<i>S. E. Tyaginov, W. Gös, T. Grasser, V. Sverdlov, Ph. Schwaha, R. Heinzl and F. Stimpfl</i>	
5D.3 Accurate Model for Time-Dependent Dielectric Breakdown of High-K Metal Gate Stacks	523
<i>T. Nigam, A. Kerber and P. Peumans</i>	
5D.4 Hot-Carrier Acceleration Factors for Low Power Management in DC-AC Stressed 40nm NMOS Node at High Temperature	531
<i>A. Bravaix, C. Guerin, V. Huard, D. Roy, J. M. Roux and E. Vincent</i>	

SESSION 5E: MEMS

5E.1 Repeatability Study of an Electrothermally Actuated Micromirror	549
<i>Sagnik Pal and Hukai Xie</i>	
5E.2 Thermal Behaviour and Reliability of Solidly Mounted Bulk Acoustic Wave Duplexers under High Power RF Loads	557
<i>P. J. van der Wel, O. Wunnicke, F. de Bruijn and R. C. Strijbos</i>	
5E.3 Reliability Characterization of Interconnects in CMOS Integrated Circuits Under Mechanical Stress	562
<i>Stefan Hillebrecht, Ilia Polian, Bernd Becker, Patrick Ruther, Stanislav Herwik and Oliver Paul</i>	
5E.4 ESD Stress in RF-MEMS Capacitive Switches: The Influence of Dielectric Material Deposition Method	568
<i>J. Ruan, G. J. Papaioannou, N. Nolhier, M. Bafleur, F. Coccetti and R. Plana</i>	

SESSION 5F: LATE PAPERS AND ESD

5F.1 New On-Chip Screening of Gate Oxides in Smart Power Devices for Automotive Applications	573
<i>Veziro Malandrucolo, Mauro Ciappa, Hubert Rothleitner and Wolfgang Fichtner</i>	
5F.2 Embedded PowerPC 405 & 440-Based SoC Product Qualifications on 45 -Rotated Substrates	579
<i>Pascal Nsame, George Tang, Ernie Viau, Khambay Outama, Teddy Nigussie, Claude Dunston, Edward Sziklas, George Goth and Carole Graas</i>	
5F.3 Prediction of Gate Dielectric Breakdown in the CDM Timescale Utilizing Very Fast Transmission Line Pulsing	585
<i>David F. Ellis, Slavica Malobabic, Jun J. Liou and Jean-Jacques Hajjar</i>	
5F.4 Field Effect Diode for Effective CDM ESD Protection in 45 nm SOI Technology	594
<i>Shuqing Cao, Stephen G. Beebe, Akram A. Salman, Mario M. Pelella, Jung-Hoon Chun and Robert W. Dutton</i>	

SESSION 6A: INTERCONNECT DIELECTRIC BREAKDOWN

6A.1 On the Contribution of Line-Edge Roughness to Intralevel TDDDB Lifetime in Low-K Dielectrics	602
<i>J. R. Lloyd, X.-H. Liu, G. Bonilla, T. M. Shaw, E. Liniger and A. Lisi</i>	
6A.2 Copper Line Topology Impact on the SiOCH Low-K Reliability in Sub 45nm Technology Node: From the Time-Dependent Dielectric Breakdown to the Product Lifetime.....	606
<i>M. Vilmay, D. Roy, C. Monget, F. Volpi and J.-M. Chaix</i>	
6A.3 Effect of Chemical Mechanical Polishing Scratch on TDDDB Reliability and its Reduction in 45nm BEOL Process	613
<i>W. Liu, Y. K. Lim, F. Zhang, W. Y. Zhang, C. Q. Chen, B. C. Zhang, J. B. Tan, D. K. Sohn and L. C. Hsia</i>	
6A.4 An Efficient Approach to Quantify the Impact of Cu Residue on ELK TDDDB.....	619
<i>M. N. Chang, Robin C. J. Wang, C. C. Chiu and Kenneth Wu</i>	

SESSION 6B: CIRCUIT RELIABILITY

6B.1 CMOS Device Design-In Reliability Approach in Advanced Nodes.....	624
<i>V. Huard, C. R. Parthasarathy, A. Bravaix, C. Guerin and Emmanuel Pion</i>	
6B.2 Accurate Product Lifetime Predictions Based on Device-Level Measurements	634
<i>T. Nigam, B. Parameshwaran and G. Krause</i>	
6B.3 Mapping Systematic and Random Process Variations Using Light Emission from Off-State Leakage	640
<i>Franco Stellari, Peilin Song, Alan J. Weger and Darrell L. Miles</i>	
6B.4 Experimental Study of Gate Oxide Early-Life Failures	650
<i>Tze Wee Chen, Young Moon Kim, Kyunglok Kim, Yoshio Kameda, Masayuki Mizuno and Subhasish Mitra</i>	

SESSION 6C: ESD

6C.1 Breakdown Voltage Walkout Effect in ESD Protection Devices.....	659
<i>D. J. LaFonteese, V. A. Vashchenko and K. G. Korablev</i>	
6C.2 A Novel ESD Protection Device Structure for HV-MOS ICs.....	663
<i>Tsutomu Imoto, Kouzou Mawatari, Kuniko Wakiyama, Toshio Kobayashi, Motoyasu Yano, Mamoru Shinohara, Takashi Kinoshita and Hisahiro Ansai</i>	
6C.3 A New Physical Insight and 3D Device Modeling of STI Type DeNMOS Device Failure Under ESD Conditions.....	669
<i>Mayank Shrivastava, Jens Schneider, Maryam Shojaei Baghini, Harald Gossner and V. Ramgopal Rao</i>	
6C.4 The Mechanism of Device Damage During Bump Process for Flip-Chip Package.....	676
<i>Jian-Hsing Lee, J. R. Shih, Chin-Hsin Tang, Pao-Kang Niu, D.-J. Perng, Y.-T. Lin, David Su and Kenneth Wu</i>	

A – ASSEMBLY AND PACKAGING POSTERS

AP.1 Performance and Reliability Analysis of 3D-Integration Structures Employing Through Silicon Via (TSV)	682
<i>Aditya P. Karmarkar, Xiaopeng Xu and Victor Moroz</i>	

BD – DEVICE DIELECTRIC BREAKDOWN POSTERS

BD.1 Soft Breakdown in MgO Dielectric Layers	688
<i>E. Miranda, E. O'Connor, G. Hughes, P. Casey, K. Cherkaoui, S. Monaghan, R. Long, D. O'Connell and P. K. Hurley</i>	
BD.2 Probing the Electronic Structure of Defective Oxide: An EELS Approach	692
<i>X. Li, G. Zhang, C. H. Tung and K. L. Pey</i>	
BD.3 Critical Gate Voltage and Digital Breakdown: Extending Post-Breakdown Reliability Margin in Ultrathin Gate Dielectric with Thickness < 1.6 nm	696
<i>V. L. Lo, K. L. Pey, R. Ranjan, C. H. Tung, J. R. Shih and Kenneth Wu</i>	
BD.4 A New Detection Method of Soft Breakdown in Ultra-Thin Gate Oxides by Light-Emission Analysis	700
<i>K. Ohgata, M. Ogasawara, M. Kawakami, T. Koyama and E. Murakami</i>	
BD.5 Real-Time Observation of Trap Generation by Scanning Tunneling Microscopy and the Correlation to High-K Gate Stack Breakdown	704
<i>Y. C. Ong, D. S. Ang, K. L. Pey, S. J. O'Shea, K. Kakushima, T. Kawanago, H. Iwai and C. H. Tung</i>	
BD.6 Comprehensive Physics-Based Breakdown Model for Reliability Assessment of Oxides with Thickness Ranging from 1nm to 12nm	708
<i>Ernest Y. Wu, Jordi Suñé and R.-P. Vollertsen</i>	

CD – COMPOUND SEMICONDUCTORS POSTERS

CD.1 Strain Induced Buffer Layer Defects in GaN HFETs and Their Evolution During Reliability Testing	718
<i>Yinsin Li, M. Krishnan, S. Salemi, G. Paradee and A. Christou</i>	
CD.2 Physical Mechanism of Buffer-Related Lag and Current Collapse in GaN-Based FETs and their Reduction by Introducing a Field Plate	722
<i>Atsushi Nakajima, Keiichi Itagaki and Kazushige Horio</i>	
CD.3 Analysis of Degradation Induced by Silicon Nitride in InP/InGaAs Heterojunction Bipolar Transistors	727
<i>Dan Sachelarie</i>	
CD.4 False Surface-Trap Signatures Induced by Buffer Traps in AlGaIn-GaN HEMTs	732
<i>G. Verzellesi, M. Faqir, A. Chini, F. Fantini, G. Meneghesso, E. Zanoni, F. Danesin, F. Zanon, F. Rampazzo, F. A. Marino, A. Cavallini and A. Castaldini</i>	
CD.5 Analysis of Diffusion Involved in Degradation of InGaIn-Based Laser Diodes	736
<i>K. Orita, S. Takigawa, M. Yuri, T. Tanaka, M. Meneghini, N. Trivellin, L. Trevisanello, E. Zanoni and G. Meneghesso</i>	

CR – CIRCUIT RELIABILITY POSTERS

CR.1 Failure Mechanisms in CMOS-Based RF Switches Subjected to RF Stress	741
<i>Anuj Madan, Tushar Thrivikraman and John D. Cressler</i>	
CR.2 Impact of NBTI and PBTI in SRAM Bit-Cells: Relative Sensitivities and Guidelines for Application-Specific Target Stability/Performance	745
<i>Aditya Bansal, Rahul Rao, Jae-Joon Kim, Sufi Zafar, James H. Stathis and Ching-Te Chuang</i>	

EL – ESD AND LATCHUP POSTERS

EL.1 Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in Nanoscale Low-Voltage CMOS Process.....	750
<i>Po-Yen Chiu, Ming-Dou Ker, Fu-Yi Tsai and Yeong-Jar Chang</i>	
EL.2 Highly Resistive Body STI NDEMOS: An Optimized Demos Device to Achieve Moving Current Filaments for Robust ESD Protection.....	754
<i>Mayank Shrivastava, Jens Schneider, Maryam Shojaei Baghini, Harald Gossner and V. Ramgopal Rao</i>	
EL.3 Latchup Test Failure from ESD Protection Circuit Activation Beyond ESD Stress Condition.....	760
<i>I-Cheng Lin, Che-Yuan Jao, Rei-Fu Huang, Cheng-Hsing Chien, Chien-Hui Chuang, Chen-Feng Chiang and Bo-Shih Huang</i>	
EL.4 Analysis on Forward-Biased Electrostatic-Discharge-Induced Degradation of InP-Based Buried Heterostructure Laser Diodes.....	764
<i>Hiroyuki Ichikawa, Shinji Matsukawa, Kotaro Hamada, Akira Yamaguchi and Takashi Nakabayashi</i>	
EL.5 Very Fast Transient Simulation and Measurement Methodology for ESD Technology Development.....	769
<i>Slavica Malobabic, David F. Ellis, Juin J. Liou, Javier A. Salcedo, Jean-Jacques Hajjar and Yuanzhong Zhou</i>	
EL.6 Characterization of the Electrostatic Discharge Induced Interface Traps in Metal-Oxide-Semiconductor Field-Effect Transistors.....	777
<i>Jen-Chou Tseng and Jenn-Gwo Hwu</i>	

EX – EXTREME ENVIRONMENTS POSTERS

EX.1 Why Is Oxide-Trap Charge-Pumping (OTCP) Method Appropriate for Extracting the Radiation-Induced Traps in MOSFET?.....	779
<i>Boualem Djeddar, Hakim Tahi and Arezki Mokrani</i>	
EX.2 Laser Measurement Techniques for Detecting Age-Related Degradation of Device Radiation Response.....	785
<i>Kevin M. Horn</i>	
EX.3 Analysis of Radiation-Hardening Techniques for 6T SRAMs with Structured Layouts.....	791
<i>Gabriel Torrens, Bartomeu Alorda, Sebastià Bota and Jaume Segura</i>	

FA – FAILURE ANALYSIS POSTERS

FA.1 Determination of the Electric Field Distribution Within Multi-Quantum-Well Light Emitting Diodes by the Use of Electron Beam Induced Methods.....	796
<i>T. Geinzer, R. Heiderhoff and L. J. Balk</i>	
FA.2 A Study of Bipolar Phototransistor Action Existing in CMOS Process Triggered by a Laser Beam Used in a C-AFM System.....	801
<i>Hung-Sung Lin, Mong-Sheng Wu and Tsui-Hua Huang</i>	
FA.3 Reliable and Accurate Temperature Measurement Using Scanning Thermal Microscopy with Double Lock-In Amplification.....	804
<i>H. W. Ho, X. H. Zheng, J. C. H. Phang and L. J. Balk</i>	

FA.4 Unique Electrical Characterization and In-Line Monitoring of Nano-Tipped Defects in Metal-Insulator-Metal Capacitors	808
<i>Lieyi Sheng, Eric Snyder, Jason Doub, Valerie Berti, Levi Kriner and Eddie Glines</i>	

FF – FABLESS AND FOUNDRY POSTERS

FF.1 Addressing IC Component Quality and Reliability Assurance Challenges	810
<i>ShiJie Wen, Rao R. Morusupalli and Marc Hartranft</i>	

IC – INTERCONNECT AND BEOL DIELECTRICS POSTERS

IC.02 TDDDB Lifetime of Asymmetric Patterns and its Comprehension from Percolation Theory	814
<i>H. Miyazaki and D. Kodama</i>	

IC.03 Statistical Outlook into the Physics of Failure for Copper Low-K Intra-Metal Dielectric Breakdown	819
<i>Nagarajan Raghavan and Krishnamachar Prasad</i>	

IC.04 The Characteristics of Cu-Drift Induced Dielectric Breakdown Under Alternating Polarity Bias Temperature Stress	825
<i>Sung-Yup Jung, Byoung-Joon Kim, Nam Yeal Lee, Baek-Mann Kim, Seung Jin Yeom, Noh Jung Kwak and Young-Chang Joo</i>	

IC.05 Electromigration Tests for Critical Stress and Failure Mechanism Evaluation in Cu/W via/Al Hybrid Interconnect	828
<i>Zungsun Choi, Byung-Lyul Park, Jong Myeong Lee, Gil-Heyun Choi, Hyeon-Deok Lee and Joo-Tae Moon</i>	

IC.06 Process Options for Improving Electromigration Performance in 32nm Technology and Beyond	832
<i>O. Aubel, J. Hohage, F. Feustel, C. Hennesthal, U. Mayer, A. Preusse, M. Nopper, M. U. Lehr, J. Boemmels and S. Wehner</i>	

IC.07 Joule Heating Effects on Electromigration in Cu/Low-K Interconnects	837
<i>S. Yokogawa, Y. Kakuhara and H. Tsuchiya</i>	

IC.08 Effect of Multiple Via Layout on Electromigration Performance and Current Density Distribution in Copper Interconnect	844
<i>M. Lin, Nick Jou, James W. Liang and K. C. Su</i>	

IC.09 A Novel Test Structure to Study Intrinsic Reliability of Barrier/Low-K	848
<i>Larry Zhao, Z. Tokei, Gianni Giai Gischia, Marianna Pantouwaki, K. Croes and G. Beyer</i>	

IC.10 Effects of Photoinduced Carrier Injection on Time-Dependent Dielectric Breakdown	851
<i>J. M. Atkin, R. B. Laibowitz, T. F. Heinz, J. R. Lloyd, T. M. Shaw and E. Cartier</i>	

IC.12 A Comprehensive Look at PVD Scaling to Meet the Reliability Requirements of Advanced Technology	855
<i>Roey Shaviv, Sanjay Gopinath, Marcelle Marshall, Tom Mountsier, Girish Dixit and Yu Jiang</i>	

IC.13 The Dynamic Thermal Behavior of Silicided Polysilicon Under High Current Stress Event	861
<i>Jian-Hsing Lee, J. R. Shih, David Su and Kenneth Wu</i>	

IC.14 Temperature Scaling of Electromigration Threshold Product in Cu/Low-K Interconnects	865
<i>E. Petitprez, L. Doyen and D. Ney</i>	

ME – MICRO-ELECTRONIC SYSTEMS AND MEMS POSTERS

- ME.1 Methodology to Analyze Failure Mechanisms of Ohmic Contacts on MEMS Switches** 869
Adrien Broué, Jérémie Dhennin, Cédric Seguinéau, Xavier Lafontan, Christel Dieppedale, Jean-Michel Desmarres, Patrick Pons and R. Plana

MY – MEMORY POSTERS

- MY.1 Understanding Barrier Engineered Charge-Trapping NAND Flash Devices With and Without High-K Dielectric**..... 874
Hang-Ting Lue, Sheng-Chih Lai, Tzu-Hsuan Hsu, Pei-Ying Du, Szu-Yu Wang, Kuang-Yeu Hsieh, Rich Liu and C.-Y. Lu

- MY.2 Study of the Charge-Trapping Characteristics of Silicon-Rich Nitride Thin Films Using the Gate-Sensing and Channel-Sensing (GSCS) Method**..... 883
Chi-Pin Lu, J.-Y. Hsieh, Pei-Ying Du, Hang-Ting Lue, Ling-Wu Yang, Tahone Yang, K.-C. Chen and C.-Y. Lu

- MY.3 Statistical Retention Modeling in Floating-Gate Cell: ONO Scaling**..... 887
Andrey Serov, Dongwan Shin, Dae Sin Kim, Taikyung Kim, Keun-Ho Lee, Young-Kwan Park, Moon-Hyun Yoo, Taehun Kim, Sug-Kang Sung and C.-H. Lee

- MY.4 Cell Endurance Prediction from a Large-Area SONOS Capacitor**..... 891
C. H. Lee, W. H. Tu, S. H. Gu, C. W. Wu, S. W. Lin, T. H. Yeh, K. F. Chen, Y. J. Chen, J. Y. Hsieh, I. J. Huang, N. K. Zous, T. T. Han, M. S. Chen, W. P. Lu, K. C. Chen, Tahui Wang and C. Y. Lu

- MY.5 Charge Loss Behavior of MANOS-Type Flash Memory Cell with Different Levels of Charge Injection** 893
M. Chang, Minseok Jo, Musarrat Hasan, Seonghyun Kim, Yongkyu Ju, Seungjae Jung, Hyejung Choi and Hyunsang Hwang

- MY.6 A Statistical Model of Erratic Erase Based on an Automated Random Telegraph Signal Characterization Technique**..... 896
A. Chimenton, C. Zambelli and P. Olivo

- MY.7 Indications for an Ideal Interface Structure of Oxynitride Tunnel Dielectrics** 902
Ziyuan Liu, Shuu Ito, Takashi Ide, Masashi Nakata, Hirokazu Ishigaki, Mariko Makabe, Markus Wilde, Katsuyuki Fukutani, Hiroyuki Mitoh and Yoshiaki Kamigaki

- MY.8 Post-Cycling Data Retention Failure in Multilevel nor Flash Memory with Nitrided Tunnel-Oxide**..... 907
Wook H. Lee, Chang-Hyun Hur, Hyun-Min Lee, Hwanbae Yoo, Sang-Eun Lee, Bong-Yong Lee, Chankwang Park and Kijoon Kim

NA – NANOELECTRONICS POSTERS

- NA.1 Critical Thermal Issues in Nanoscale IC Design** 909
Lei Jiang, Daniel Pantuso, Per G. Sverdrup and Wei-Kai Shih

PD – PRODUCT QUALIFICATION POSTERS

- PD.1 Investigation of Chip-Package Interaction -Looking for More Acceleration in Product Qualification Tests** 913
Werner Kanert and Reinhard Pufall

PI – PROCESS AND INTEGRATION RELIABILITY POSTERS

PI.1 Reliability of HfO₂/SiO₂ Dielectric with Strain Engineering Using CESL Stressor	917
<i>Jae Chul Kim, Kyong Taek Lee, Seung-Hyun Song, Min-Sang Park, Seung-Ho Hong, Gil-Bok Choi, Hyun-Sik Choi, Rock-Hyun Baek, Hyun Chul Sagong, Yoon-Ha Jeong, Sung-Woo Jung and C. Y. Kang</i>	
PI.2 The Role of Nitrogen in HfSiON Defect Passivation	921
<i>R. O'Connor, M. Aoulaiche, L. Pantisano, A. Shickova, R. Degraeve, B. Kaczer and G. Groeseneken</i>	

SE – SOFT ERRORS POSTERS

SE.1 Soft Error Rate Cross-Technology Prediction on Embedded DRAM	925
<i>Yi-Pin Fang, Balaji Vaidyanathan and A. Oates</i>	
SE.2 ANITA - A New Neutron Facility for Accelerated SEE Testing at The Svedberg Laboratory	929
<i>Alexander V. Prokofiev, Jan Blomgren, Simon P. Platt, Ralf Nolte, Stefan Röttger and Andrey N. Smirnov</i>	
SE.3 Role of the Deep Parasitic Bipolar Device in Mitigating the Single Event Transient Phenomenon	936
<i>Nobukazu Mikami, Takuya Nakauchi, Akira Oyama, Hajime Kobayashi and Hiroki Usui</i>	
SE.4 Proposal for a New Integrated Circuit and Electronics Neutron Experiment Source at Oak Ridge National Laboratory	940
<i>Laura Dominik, Eugene Normand, Michael J. Dion and Phillip Ferguson</i>	
SE.5 Correlation of Soft Error Rates Between Mono-Energetic and Full Spectrum Beams on a 90nm SRAM Technology	948
<i>Nayan B. Patel and Helmut Puchner</i>	
SE.6 A New Dedicated Neutron Facility for Accelerated SEE Testing at the ISIS Facility	952
<i>Christopher D. Frost, Stuart Ansell and Giuseppe Gorini</i>	

TF – THIN FILM DEVICES POSTERS

TF.1 The Correlation Between Trap States and Mechanical Reliability of Amorphous Si:H TFTs for Flexible Electronics	956
<i>M. H. Lee, S. T. Chang, S.-C. Weng, W.-H. Liu, K.-J. Chen, K.-Y. Ho, M. H. Liao, J.-J. Huang and G.-R. Hu</i>	
TF.2 Comparison of Device Degradation of n-Type Metal-Induced Laterally Crystallized Poly-Si TFTs with or without Hydrogenation	960
<i>Mingxiang Wang, Chunfeng Hu, Yan Zhou and Meijuan Xu</i>	

XT – TRANSISTOR AND BTI AND HOT CARRIER POSTERS

XT.01 Studies of NBTI in pMOSFETs with Thermal and Plasma Nitrided SiON Gate Oxides by OFIT and FPM Methods	964
<i>W. J. Liu, D. Huang, Q. Q. Sun, C. C. Liao, L. F. Zhang, Z. H. Gan, W. Wong and M.-F. Li</i>	
XT.02 Layout Dependency of PMOS off Current Degradation due to Off-State Stress	969
<i>Jae Yong Seo, Hong Sik Park, Sabina Lee, Tae Hun Kang, Gu Gwan Kang, Byung Heon Kwak and Won Shik Lee</i>	

XT.03 Systematic Study on Bias Temperature Instability of Various High-K Gate Dielectrics; HfO₂, HfZrxOy and ZrO₂	971
<i>Hyung-Suk Jung, Tae Joo Park, Jeong Hwan Kim, Sang Young Lee, Joohwi Lee, Him Chan Oh, Kwang Duck Na, J.-M. Park, Weon-Hong Kim, Min-Woo Song, Nae-In Lee and Cheol Seong Hwang</i>	
XT.04 Theoretical Approach and Precise Description of PBTI in High-K Gate Dielectrics Based on Electron Trap in Pre-Existing and Stress-Induced Defects	973
<i>Junji Shimokawa, Motoyuki Sato, Chikashi Suzuki, Mitsutoshi Nakamura and Yuzuru Ohji</i>	
XT.05 Negative Bias Temperature Instability of P-Channel Transistors with Diamond-Like Carbon Liner Having Ultra-High Compressive Stress	977
<i>Bin Liu, Kian-Ming Tan, Ming-Chu Yang and Yee-Chia Yeo</i>	
XT.06 Applying the Universal Recovery Equation for Fast Wafer Level Reliability Monitoring NBTI Assessment	981
<i>R.-P. Vollertsen, H. Reisinger, S. Aresu and C. Schliinder</i>	
XT.07 Spin Dependent Recombination Study of the Atomic-Scale Effects of Fluorine on the Negative Bias Temperature Instability	988
<i>J. T. Ryan, P. M. Lenahan, A. T. Krishnan, S. Krishnan and J. P. Campbell</i>	
XT.08 RF and Hot Carrier Effects in Metal Gate/High-K Dielectric nMOSFETs at Cryogenic Temperature	992
<i>Hyun Chul Sagong, Kyong Taek Lee, Seung-Ho Hong, Hyun-Sik Choi, Gil-Bok Choi, Rock-Hyun Baek, Seung-Hyun Song, Min-Sang Park, Jae Chul Kim, Yoon-Ha Jeong, Sung-Woo Jung and C. Y. Kang</i>	
XT.09 Asymmetry of RTS Characteristics along Source Drain Direction and Statistical Analysis of Process Induced RTS	996
<i>Kenichi Abe, Yuki Kumagai, Shigetoshi Sugawa, Shunichi Watabe, Takafumi Fujisawa, Akinobu Teramoto and Tadahiro Ohmi</i>	
XT.10 Observation of Two Gate Stress Voltage Dependence of NBTI Induced Threshold Voltage Shift of Ultra-Thin Oxynitride Gate P-MOSFET	1002
<i>Z. Q. Teo, D. S. Ang and G. A. Du</i>	
XT.11 A New Fast Switching NBTI Characterization Method that Determines Subthreshold Slope Degradation during Stress	1005
<i>D. Brisbin and P. Chaparala</i>	
XT.12 Investigation of Plasma Charging Damage Impact on Device and Gate Dielectric Reliability in 180nm SOI CMOS RF Switch Technology	1011
<i>D. P. Ioannou, D. Harmon and W. Abadeer</i>	
XT.13 Positive and Negative Bias Temperature Instability in La₂O₃ and Al₂O₃ Capped High-K MOSFETs	1014
<i>M. Aoulaiche, B. Kaczer, M. Cho, M. Houssa, R. Degraeve, T. Kauerauf, A. Akheyar, T. Schram, Ph. Roussel, H. E. Maes, T. Hoffmann, S. Biesemans and G. Groeseneken</i>	
XT.14 Effect of Mechanical Strain on the NBTI of Short-Channel P-MOSFETS: Role of Impact Ionization	1019
<i>Z. Q. Teo, D. S. Ang, K. S. See and P. Z. Yang</i>	
XT.15 Frequency and Recovery Effects in High-K BTI Degradation	1023
<i>Stephen Ramey, C. Prasad, Marty Agostinelli, S. Pae, Steven Walstra, Satrajit Gupta and J. Hicks</i>	
XT.16 New Insights into the Wide ID Range Channel Hot-Carrier Degradation in High-K Based Devices	1028
<i>E. Amat, R. Rodríguez, M. Nafria, X. Aymerich, T. Kauerauf, R. Degraeve and G. Groeseneken</i>	
XT.17 Do NBTI-Induced Interface States Show Fast Recovery? A Study Using a Corrected On-the-Fly Charge-Pumping Measurement Technique	1033
<i>Ph. Hehenberger, T. Aichinger, T. Grasser, W. Gös, O. Triebel, B. Kaczer and M. Nelhiebel</i>	

Author Index