

2009 14th IEEE European Test Symposium

(ETS 2009)

**Sevilla, Spain
25 – 29 May 2009**



**IEEE Catalog Number: CFP09216-PRT
ISBN: 978-1-4244-4610-0**

**Copyright © 2009 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP09216-PRT
ISBN 13:	978-1-4244-4610-0
ISSN:	1530-1877

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

2009 European Test Symposium

ETS 2009

Internal Testing of Mixed-Signal Cores

Testing of High Resolution ADCs Using Lower Resolution DACs via Iterative Transfer Function Estimation	3
<i>S. Kook, V. Natarajan, A. Chatterjee, S. Goyal, and L. Jin</i>	

Debug and Validation

Speed-Path Debug Using At-Speed Scan Test Patterns	11
<i>Ruifeng Guo, Wu-Tung Cheng, and Kun-Han Tsai</i>	
Resource-Efficient Programmable Trigger Units for Post-Silicon Validation	17
<i>Ho Fai Ko and Nicola Nicolici</i>	

Power Issues during Test

On Minimization of Peak Power for Scan Circuit during Test.....	25
<i>Jaynarayan T. Tudu, Erik Larsson, Virendra Singh, and Vishwani D. Agrawal</i>	

Self-Test and Test Throughput

Exploiting Thread-Level Parallelism in Functional Self-Testing of CMT Processors.....	33
<i>Andreas Apostolakis, Mihalis Psarakis, Dimitris Gizopoulos, Antonis Paschalis, and Ishwar Parulkar</i>	
Doubling Test Cell Throughput by On-Loadboard Hardware- Implementation and Experience in a Production Environment.....	39
<i>Frank-Uwe Faber, Matthias Beck, Markus Rudack, O. Barondeau, Thomas Rabenalt, Michael Gössel, and Andreas Leininger</i>	

Algorithms for ADC Multi-site Test with Digital Input Stimulus	45
<i>Xiaoqin Sheng, Hans Kerkhoff, Amir Zjajo, and Guido Gronthoud</i>	

On-Line Testing

Concurrent Self-Test with Partially Specified Patterns for Low Test Latency and Overhead.....	53
<i>Michael A. Kochte, Christian G. Zoellin, and Hans-Joachim Wunderlich</i>	

Advanced Testing of Memories, Power Transistors and Microfluidic Systems

Design and Test Challenges in Resistive Switching RAM (ReRAM): An Electrical Model for Defect Injections	61
<i>O. Ginez, J.-M. Portal, and Ch. Muller</i>	

Novel Solution for the Built-in Gate Oxide Stress Test of LDMOS in Integrated Circuits for Automotive Applications.....	67
<i>V. Malandrucolo, M. Ciappa, W. Fichtner, and H. Rothleitner</i>	

Built-in Test Solutions for the Electrode Structures in Bio-Fluidic Microsystems	73
<i>Q. Al-Gayem, H. Liu, A. Richardson, and N. Burd</i>	

Recent Advances in ATPG

Increasing Robustness of SAT-based Delay Test Generation Using Efficient Dynamic Learning Techniques.....	81
<i>Stephan Eggersgluß and Rolf Drechsler</i>	

Input Cubes with Lingering Synchronization Effects and their Use in Random Sequential Test Generation	87
<i>Irith Pomeranz and Sudhakar M. Reddy</i>	

Automatic Functional Stress Pattern Generation for SoC Reliability Characterization	93
<i>D. Appello, P. Bernardi, R. Cagliesi, M. Giancarlini, M. Grosso, E. Sanchez, and M. Sonza Reorda</i>	

Advanced External Testing of Mixed-Signals Cores

Defect Filter for Alternate RF Test	101
<i>Haralampos-G. Stratigopoulos, Salvador Mir, Erkan Acar, and Sule Ozev</i>	

Signature-Based Testing for Digitally-Assisted Adaptive Equalizers in High-Speed Serial Links	107
<i>Mohamed Abbas, Kwang-Ting Cheng, Yasuo Furukawa, Satoshi Komatsu, and Kunihiro Asada</i>	

Diagnosis and Dependability Analysis

A Two Phase Approach for Minimal Diagnostic Test Set Generation	115
<i>Mohammed Ashfaq Shukoor and Vishwani D. Agrawal</i>	

Categorizing and Analysis of Activated Faults in the FlexRay Communication Controller Registers	121
<i>Yasser Sedaghat and Seyed Ghassem Miremadi</i>	

Impact of Nanometer Technologies in the Testing Methodology

Low-Complexity Off-Chip Skew Measurement and Compensation Module (SMCM) Design for Built-Off Test Chip.....	129
<i>Kihyuk Han, Joonsung Park, Jae Wook Lee, Jacob A. Abraham, Eonjo Byun, Cheol-Jong Woo, and Sejang Oh</i>	
A Voltage-Mode Testing Method to Detect IDDQ Defects in Digital Circuits.....	135
<i>Josep Rius, Luis Elvira Villagra, and Maurice Meijer</i>	

DFT and Embedded Test

Partial Scan Approach for Secret Information Protection	143
<i>Michiko Inoue, Tomokazu Yoneda, Muneo Hasegawa, and Hideo Fujiwara</i>	
Masking of X-values by Use of a Hierarchically Configurable Register.....	149
<i>Thomas Rabenalt, Michael Goessel, and Andreas Leininger</i>	
Test Encoding for Extreme Response Compaction.....	155
<i>Michael A. Kochte, Stefan Holst, Melanie Elm, and Hans-Joachim Wunderlich</i>	

ETS 2008 Best Paper

Critical Path Selection for Delay Test Considering Coupling Noise	163
<i>Rajeshwary Tayade and Jacob A. Abraham</i>	

Author Index