2009 14th IEEE European Test Symposium

(ETS 2009)

Sevilla, Spain 25 – 29 May 2009



IEEE Catalog Number: ISBN:

CFP09216-PRT 978-1-4244-4610-0

Copyright © 2009 by the Institute of Electrical and Electronic Engineers, Inc All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number: CFP09216-PRT ISBN 13: 978-1-4244-4610-0

ISSN: 1530-1877

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com
Web: www.proceedings.com



Table of Contents

2009 European Test Symposium

ETS 2009

Internal Testing of Mixed-Signal Cores

Testing of High Resolution ADCs Using Lower Resolution DACs via Iterative Transfer Function Estimation
S. Kook, V. Natarajan, A. Chatterjee, S. Goyal, and L. Jin
Debug and Validation
Speed-Path Debug Using At-Speed Scan Test Patterns
Resource-Efficient Programmable Trigger Units for Post-Silicon Validation
Power Issues during Test
On Minimization of Peak Power for Scan Circuit during Test
Selt-Test and Test Throughput
Exploiting Thread-Level Parallelism in Functional Self-Testing of CMT Processors
Doubling Test Cell Throughput by On-Loadboard Hardware- Implementation and Experience in a Production Environment

Algorithms for ADC Multi-site Test with Digital Input Stimulus
On-Line Testing
Concurrent Self-Test with Partially Specified Patterns for Low Test Latency and Overhead
Advanced Testing of Memories, Power Transistors and Microfluidic Systems
Design and Test Challenges in Resistive Switching RAM (ReRAM): An Electrical Model for Defect Injections
O. Ginez, JM. Portal, and Ch. Muller
Novel Solution for the Built-in Gate Oxide Stress Test of LDMOS in Integrated Circuits for Automotive Applications
Built-in Test Solutions for the Electrode Structures in Bio-Fluidic Microsystems
Recent Advances in ATPG
Increasing Robustness of SAT-based Delay Test Generation Using Efficient Dynamic Learning Techniques
Input Cubes with Lingering Synchronization Effects and their Use in Random Sequential Test Generation
Automatic Functional Stress Pattern Generation for SoC Reliability Characterization
Advanced External Testing of Mixed-Signals Cores
Defect Filter for Alternate RF Test
Signature-Based Testing for Digitally-Assisted Adaptive Equalizers in High-Speed Serial Links 107 Mohamed Abbas, Kwang-Ting Cheng, Yasuo Furukawa, Satoshi Komatsu, and Kunihiro Asada
Diagnosis and Dependability Analysis
A Two Phase Approach for Minimal Diagnostic Test Set Generation
Categorizing and Analysis of Activated Faults in the FlexRay Communication Controller Registers 12 ⁻ <i>Yasser Sedaghat and Seyed Ghassem Miremadi</i>

Impact of Nanometer Technologies in the Testing Methodology

Low-Complexity Off-Chip Skew Measurement and Compensation Module (SMCM) Design for Built-Off Test Chip	129
Cheol-Jong Woo, and Sejang Oh	
A Voltage-Mode Testing Method to Detect IDDQ Defects in Digital Circuits	135
DfT and Embedded Test	
Partial Scan Approach for Secret Information Protection	143
Masking of X-values by Use of a Hierarchically Configurable Register Thomas Rabenalt, Michael Goessel, and Andreas Leininger	149
Test Encoding for Extreme Response Compaction	155
ETS 2008 Best Paper	
Critical Path Selection for Delay Test Considering Coupling Noise	163

Author Index