

# **2009 Ph.D. Research in Microelectronics and Electronics (PRIME 2009)**

**Cork, Ireland  
12 – 17 July 2009**



**IEEE Catalog Number: CFP09622-PRT  
ISBN: 978-1-4244-3733-7**

**Copyright © 2009 by the Institute of Electrical and Electronic Engineers, Inc  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\*This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP09622-PRT
ISBN 13:	978-1-4244-3733-7
Library of Congress No.:	2008912015

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

## Table of contents (sessions and papers)

### Session 1.1A: ADCs

- "Design of a 3 Bit 20 GSs ADC in 65 nm CMOS"* PID 126, p.1  
D. Ferenci, M. Grozing, M. Berroth  
University of Stuttgart
- "A 10bit 1.1V 130MS/s 0.125mm<sup>2</sup> Pipeline ADC for Flat-Panel Display Applications in 65nm CMOS"* PID 105, p.4  
M. Trojer<sup>1,2</sup>, J.-M. Garcia-Gonzalez<sup>1</sup>, W. Pribyl<sup>2</sup>  
<sup>1</sup>Micronas, <sup>2</sup>Graz University of Technology
- "A Low-Voltage Low-Power Successive Approximation Reconfigurable ADC based on SC Techniques"* PID 148, p.8  
A. Rodriguez-Perez, M. Delgado-Restituto, F. Medeiro  
University of Seville

### Session 1.1B: VLSI Architectures 1

- "Design of Floating Point Units for Interval Arithmetic"* PID 130, p.12  
A. Amaricai, M. Vladutiu, O. Boncalo  
University Politehnica of Timisoara
- "A Switched Interconnection Infrastructure to Tightly-couple a RISC Processor Core with a Coarse Grain Reconfigurable Array"* PID 806, p.16  
F. Garzia, T. Ahonen, J. Nurmi  
Tampere University of Technology
- "Implementation of a 64-point FFT on a Multi-Processor System-on-Chip"* PID 805, p.20  
R. Airoidi, F. Garzia, J. Nurmi  
Tampere University of Technology

Session 1.2A: Filters

*"A compact CMOS Gm-C Biquadratic Cell for Chopper Amplifier Band Limiting"* PID 605, p.24

M. Dei<sup>1</sup>, P. Bruschi<sup>1</sup>, M. Piotta<sup>2</sup>

<sup>1</sup>Università di Pisa, <sup>2</sup>Consiglio Nazionale delle Ricerche (CNR)

*"Low power optimization of an IIR for tail cancellation in High Energy Physics applications"* PID 209, p.28

E. Garcia Garcia<sup>1</sup>, R. Esteve Bosch<sup>2</sup>

<sup>1</sup>CERN, <sup>2</sup>Universidad Politécnica de Valencia

*"Lumped Element Band Pass Filter Design on 130nm CMOS using Delta-Star Transformation"* PID 132, p.32

S. Liang, W. Redman-White,  
University of Southampton

*"Multi-Dimensional Matched Filter Identification Technique for Channel Equalization deployed in Spatial Diversity Receivers"* PID 220, p.36

A. Coskun, I. Kale

University of Westminster

Session 1.2B: VLSI Architectures 2

*"The Jubi Approach: a Tool Set for Hardware Acceleration in Sensor Network Applications Field"* PID 606, p.40

B. Olivier<sup>1</sup>, O. Brousse<sup>1</sup>, G. Sassatelli<sup>1</sup>, F. Grize<sup>2</sup>

<sup>1</sup>University of Montpellier 2, <sup>2</sup>HEC University of Lausanne

*"Implementation of a hardware branch-predictor evaluation platform based on FPGAs"* PID 306, p.44

E. Sedano<sup>1</sup>, D. Chaver<sup>1</sup>, J. Resano<sup>2</sup>,

<sup>1</sup>Universidad Complutense de Madrid, <sup>2</sup>Universidad de Zaragoza

*"A New Tree-based Coarse Grained FPGA Architecture"* PID 307, p.48

U. Farooq, H. Parvez, Z. Marrakchi, H. Mehrez

Universite Pierre et Marie Curie

*"An EPC Class-1 Generation-2 Baseband Processor for Passive UHF RFID Tag"* PID 116, p.52

J. A. Rodríguez-Rodríguez, J. Masuch, M. Delgado-Restituto

University of Seville

Session 1.3A: DC-DC Converters

- "An accurate model for PWM mode buck converter stability analysis comprising switch conduction loss"* PID 502, p.56  
T.D. Werth, L. Liao, R. Wunderlich  
RWTH Aachen University
- "Discrete time large-signal model of dc-dc converters for system level simulation of digitally controlled SMPS"* PID 304, p.60  
M. Meola<sup>1</sup>, S. Carrato<sup>1</sup>, G. Bernacchia<sup>2</sup>, E. Bodano<sup>2</sup>  
<sup>1</sup>University of Trieste, <sup>2</sup>Infineon Technologies
- "Design Requirement of On-Chip DC-DC Converter for Block-Level Dynamic Voltage Scaling"* PID 808, p.64  
M. Ichihashi  
CEA-LETI
- "On-Chip Charge-Pump with Continuous Frequency Regulation for Precision High-Voltage Generation"* PID 102, p.68  
L. Aaltonen, K. Halonen  
Helsinki University of Technology

Session 1.3B: Yield

- "Sensitivity Enhancement by Carbon Nanotubes: Applications to Stem Cell Cultures Monitoring"* PID 604, p.72  
C. Boero, S. Carrara, G. De Micheli  
Ecole Polytechnique Federale de Lausanne (EPFL)
- "Global Modeling of Multifinger MOSFETs with SB-SP combined analysis"* PID 303, p.76  
V. Stornelli, G. Leuzzi  
University of L'Aquila
- "Comparison of resistor matching of polysilicon films in a CMOS process"* PID 153, p.80  
T. G. O'Dwyer<sup>1</sup>, M.P. Kennedy<sup>2,3</sup>  
<sup>1</sup>Analog Devices, <sup>2</sup>University College Cork, <sup>3</sup>Tyndall National Institute
- "Yield Analysis of Active Mixers with N-bit IIP2-tuning"* PID 110, p.84  
M. Voltti, E. Tiilikharju, T. Koivisto  
University of Turku

**Session 1.4A: Energy Harvesting**

*"A 0.35um CMOS Solar Energy Scavenger with Power Storage Management System"* PID 615, p.88  
M. Ferri, D. Pinna, E. Dallago, P. Malcovati  
University of Pavia

*"AC voltage series regulator for permanent magnet generators"* PID 221, p.92  
F. Stefani, A. Pennatini, A. Cefalo  
University of Pisa

*"Analysis on Power Harvesting Circuits with Tunable Matching Network for Improved Sensitivity"* PID 138, p.96  
P. Zhao, T. Hollstein, M. Glesner  
Darmstadt University of Technology

**Session 1.4B: Memories**

*"A New Approach for CMOS-compatible Fabrication of Cantilever/Tip Systems for Probe-storage Applications"* PID 403, p.100  
G.M. Lazzerini, S. Surdo, G. Barillaro  
Universita di Pisa

*"Cross-coupled Bit-Line Biasing for 22-nm SRAM"* PID 810, p.104  
D. Halupka, A. Sheikholeslami  
University of Toronto

*"Experimental Analysis of RESET Resistance Distribution in Phase Change Memories"* PID 811, p.108  
S. Braga, A. Cabrini, G. Torelli  
University of Pavia

**Session 1.5A: High Voltage**

*“Design of a high voltage fully differential driver for a double axis scanning micromirror”* PID 142, p.112

E. Volpi<sup>1</sup>, L. Fanucci<sup>1</sup>, F. D’Ascoli<sup>2</sup>

<sup>1</sup>University of Pisa, <sup>2</sup>SensorDynamics AG

*“Design of a high voltage high side driver with programmable output current”* PID 506, p.116

E. Volpi, L. Fanucci

University of Pisa

**Session 1.5B: Digital Building Blocks**

*“Heterogeneously Encoded Dual-Bit Self-Timed Adder”* PID 122, p.120

P. Balasubramanian, D.A. Edwards

University of Manchester

*“Sub-threshold Operation of a Timing Error Detection Latch”* PID 125, p.124

M.J. Turnquist, L. Koskinen

Helsinki University of Technology

Session 2.1A: Analog Building Blocks

*"A four quadrant analog multiplier based on a novel CMOS linear current divider"* PID 206, p.128

M. Dei<sup>1</sup>, N. Nizza<sup>1</sup>, G. M. Lazzerini<sup>1</sup>, P. Bruschi<sup>1</sup>, M. Piotta<sup>2</sup>  
<sup>1</sup>Università di Pisa, <sup>2</sup>CNR

*"A Novel LV LP CMOS Internal Topology of CCII+ and its Application in Current-Mode Integrated Circuits"* PID 135, p.132

C. Di Carlo, A. De Marcellis, V. Stornelli, G. Ferri, D. Tiberio,  
University of L'Aquila

*"A new building block for analog signal processing: current follower/inverter buffered transconductance amplifier"* PID 204, p.136

J. Bajer<sup>1</sup>, J. Vavra<sup>2</sup>, D. Biolk<sup>2</sup>  
<sup>1</sup>University of Defence (UD), <sup>2</sup>Brno University of Technology

*"An Area Efficient Low Offset Autozero Amplifier Design"* PID 212, p.140

A. Danchiv<sup>1</sup>, M. Bodea<sup>2</sup>  
<sup>1</sup>Infineon Technologies, <sup>2</sup>"Politehnica" University of Bucharest

Session 2.1B: CAD

*"A Scalable Solution to N-bit Parity via Artificial Development"* PID 308, p.144

T. Kuyucu, M.A. Trefzer, J.F. Miller, A.M. Tyrrell  
University of York

*"A First Analysis of a New Fixed Point Iteration of the Boltzmann Equation: Application to TCAD"* PID 311, p.148

V. Peikert, A. Schenk  
Swiss Federal Institute of Technology (ETH)

*"Development of a Force Directed Module Placement tool"* PID 302, p.152

M. Samaranayake, H. Ji, J. Ainscough  
Manchester Metropolitan University

*"Behavioral Model of Segmented Current-Steering DAC by Using SIMULINK"* PID 301, p.156

I. Myderrizi<sup>1,2</sup>, A. Zeki<sup>2</sup>  
<sup>1</sup>Dogus University, <sup>2</sup>Istanbul Technical University



## Session 2.2A: RF Amplifier

- "Fully Integrated 5.6-6.4 GHz Power Amplifier using Transformer Combining"* PID 103, p.160  
D. Gruner, G. Boeck  
Berlin Institute of Technology
- "Hierarchical modeling of a 2.4-GHz power amplifier for energy consumption analysis at system level"* PID 109, p.164  
L. Alves da Silva, W. Tatinian, G. Jacquemod,  
Laboratoire d'Electronique, Antennes et Telecommunications (LEAT)
- "A variable gain 2.4-GHz CMOS Low Noise Amplifier employing body biasing"* PID 119, p.168  
A. Mabrouki, T. Thierry, Y. Deval, J.-B. Begueret  
University of Bordeaux
- "A low noise amplifier with on-chip matching network and integrated bulk acoustic wave resonators for high image rejection"* PID 140, p.172  
M. Dielacher<sup>1</sup>, M. Flatscher<sup>1</sup>, W. Pribyl<sup>2</sup>  
<sup>1</sup>Infineon Technologies Austria, <sup>2</sup>Graz University of Technology

## Session 2.2B: Design Style

- "Analysis of Clock Jitter in Continuous-Time Quadrature Bandpass Sigma-Delta Modulators with NRZ Pulses"* PID 216, p.176  
S.-B. Kim, Y. Wang, S. Heinen  
RWTH Aachen university
- "The Effect of Redundancy on Mismatch-Induced Offset and Random Noise in a Dynamic Comparator"* PID 141, p.180  
M. Bichan, A. Chan Carusone  
University of Toronto
- "Designing Variability Tolerant Logic using Evolutionary Algorithms"* PID 305, p.184  
J.A. Hilder, J.A. Walker, A.M. Tyrrell  
University of York
- "Redefining CMOS Logic Style for Subthreshold Operation"* PID 813, p.188  
S. Veeramachaneni<sup>1</sup>, M.B. Srinivas<sup>2</sup>  
<sup>1</sup>International Institute of Information Technology (IIIT),  
<sup>2</sup>Birla Institute of Technology and Science (BITS)

Session 2.3A: PLL/DLL

- "A FM-Radio Transmitter Concept based on an All-digital PLL"* PID 108, p.192  
A. Neyer, B.T. Thiel, S. Heinen  
RWTH Aachen University
- "Comparative Study of the MASH Digital Delta-Sigma Modulators"* PID 107, p.196  
T. Xu, M. Condon  
Dublin City University
- "CMOS Phase-Interpolation DDS for an UWB MB-OFDM Alliance Application"* PID 104, p.200  
O. Casha<sup>1</sup>, I. Grech<sup>1</sup>, F. Badets<sup>2</sup>  
<sup>1</sup>University of Malta, <sup>2</sup>ST-Microelectronics
- "High Resolution Delay Locked Loop for Time Synchronization with Multi Path Mitigation"* PID 227, p.204  
M. Marx, R. Kokozinski, H.-C. Muller  
Fraunhofer Institute for Microelectronic Circuits and Systems

Session 2.3B: Photonics

- "Lock-in thermography for localization of pre-breakdown leakage current on power diodes"* PID 504, p.208  
M. Riccio, A. Irace, G. Breglio  
University of Naples Federico II
- "Current Assisted Photonic Mixing Demodulator implemented in 0.18 $\mu$ m Standard CMOS Technology"* PID 609, p.212  
Q.D. Hossain<sup>1</sup>, G.-F.Dalla Betta<sup>2</sup>, L. Pancheri<sup>2</sup>, D. Stoppa<sup>2</sup>  
<sup>1</sup>University of Trento, <sup>2</sup>Fondazione Bruno Kessler (FBK)
- "Performance Considerations for Photogate Based Active Pixel Sensors"* PID 601, p.216  
A. Spickermann, B.J. Hosticka, A. Grabmaier  
Fraunhofer Institute of Microelectronics Circuits and Systems
- "A wide dynamic range integrating pixel with controllable logarithmic Photoresponse"* PID 143, p.220  
D. Das, S. Collins  
University of Oxford

Session 2.4A: Oscillators

*"Novel Designs of Recursive Discrete-Time Sinusoidal Oscillators"* PID 224, p.224  
T. Krupski, E. Hermanowicz  
Gdansk University of Technology

*"Design of a Low Noise, Low Power 3.05-3.45 GHz Digitally Controlled Oscillator in 90 nm CMOS"* PID 136, p.228  
B.T. Thiel, A. Neyer, S. Heinen  
RWTH Aachen University

*"Reduction of Up-converted Flicker Noise in differential LC-VCO designed in 32nm CMOS technology"* PID 133, p.232  
D. Ponton<sup>1</sup>, G. Knoblinger<sup>2</sup>, A. Roithmeier<sup>2</sup>, M. Tiebout<sup>2</sup>, M. Fulde<sup>2</sup>,  
P. Palestri<sup>1</sup>  
<sup>1</sup>University of Udine, <sup>2</sup>Infineon Technologies

Session 2.4B: Test

*"Experimental validation of a novel chaotic circuit for true random binary digit generation in cryptographic module application"* PID 225, p.236  
M. Błaszczyk, R.A. Guinee  
Cork Institute of Technology

*"Novel Design Evaluation Engine for A/D Converters"* PID 312, p.240  
J. Zidek<sup>1</sup>, O. Subrt<sup>1,2</sup>, P. Martinek<sup>1</sup>  
<sup>1</sup>Czech Technical University Prague, <sup>2</sup>ASICentrum

*"Practical Test Cores for the On-Chip Generation and Evaluation of Analog Test Signals: Application to a Network/Spectrum Analyzer for Analog BIST"* PID 207, p.244  
M.J. Barragán, D. Vázquez, A. Rueda  
Universidad de Sevilla,

### Session 3.1A: HF Components

- “Solidly Mounted Resonators Under High Power Study For Reliability Assessment”* PID 147, p.248  
N. Ben Hassine<sup>1,2,3</sup>, D. Mercier<sup>2</sup>, P. Renaux<sup>2</sup>  
<sup>1</sup>STMicroelectronics, <sup>2</sup>CEA-LETI, <sup>3</sup>TIMA
- Millimeter-wave High-Q CMOS Active Inductor* PID 149, p.252  
A. Fonte<sup>1</sup>, D. Zito<sup>2,3</sup>  
<sup>1</sup>University of Pisa, <sup>2</sup>University College Cork, <sup>3</sup>Tyndall National Institute
- “A Preparative Technique for Spiral Thin-Film Transformer at GHz Frequency Band”* PID 404, p.256  
L. Zheng<sup>1,2</sup>, H. Qin<sup>2</sup>, S. Daniels<sup>1</sup>  
<sup>1</sup>Dublin City University, <sup>2</sup>Hangzhou Dianzi University
- “Sensitivity Analysis and Fine Tuning of EM Simulations for Transmission Line Characterization”* PID 310, p.260  
W. Chen<sup>1,2</sup>, K.G. McCarthy<sup>1</sup>, A. Mathewson<sup>1,2</sup>  
<sup>1</sup>Tyndall National Institute, <sup>2</sup>University College Cork

### Session 3.1B: SoC

- “A Switching Activity Analysis and Visualisation tool for Power Optimisation of SoC Buses”* PID 501, p.264  
T. English, K.L. Man, E. Popovici,  
University College Cork
- “Development and Validation of Nessie: a multi-criteria performance estimation tool for SoC”* PID 309, p.268  
A. Richard, C. Hernalsteens, F. Robert  
Universite Libre de Bruxelles
- “Yes, We Can Improve SoC Yield”* PID 803, p.272  
J. Vial, A. Virazel  
Universite de Montpellier 2
- “A Diagnosis Method For System-On-Chip”* PID 807, p.276  
Y. Benabboud<sup>1,2</sup>, A. Bosio<sup>1</sup>, O. Riewier<sup>2</sup>  
<sup>1</sup>Universite Montpellier 2, <sup>2</sup>STMicroelectronics

### Session 3.2A: HF Circuits

- "Building a Circle with Squares: A Polar Phase Shifter based on Cartesian Methods"* PID 151, p.280  
H. Erkens, Y. Zhang, R. Wunderlich  
RWTH Aachen University
- "On-Chip Sine Wave Frequency Multiplier for 40-GHz Signal Generator"* PID 121, p.284  
A. Surano, E. Bonizzoni, F. Maloberti  
University of Pavia
- "A UHF Voltage Multiplier Circuit Using a Threshold Voltage Cancellation Technique"* PID 124, p.288  
T. Feldengut, R. Kokoziński, S. Kolnsberg  
Fraunhofer Institute of Microelectronic Circuits and Systems
- "Comparison of Ring and LC Oscillator-based ILFDs in Terms of Phase Noise, Locking Range, Power Consumption and Quality Factor"* PID 154, p.292  
F. Brandonisio<sup>1,2</sup>, M.P. Kennedy<sup>1,2</sup>  
<sup>1</sup>University College Cork, <sup>2</sup>Tyndall National Institute

### Session 3.2B: Coding

- "Analysis of a Set of Error Correcting Schemes in Multi-hop Wireless Sensor Networks"* PID 612, p.296  
S. Srivastava<sup>1,2</sup>, C. Spagnol<sup>1,2</sup>, E. Popovici<sup>1,2</sup>  
<sup>1</sup>University College Cork, <sup>2</sup>Claude Shannon Institute
- "A lossless data compression method for an application in high energy physics"* PID 208, p.300  
C. Patauner<sup>1</sup>, W. Pribyl<sup>2</sup>, A. Marchioro<sup>1</sup>  
<sup>1</sup>CERN, <sup>2</sup>Graz University of Technology
- "Increasing the Speed of Parallel Decoding of Turbo Codes"* PID 210, p.304  
M. Taskaldiran, R.C.S. Morling, I. Kale  
University of Westminster
- "A practical Differential Power Analysis Attack against the Miller Algorithm"* PID 226, p.308  
N. El Mrabet, G. Di Natale, M.L. Flottes  
Montpellier Laboratory of Informatics, Robotics, and Microelectronics (LIRMM)

Session 3.3A: Sensors

- "Low power pulse generator as a capacitive interface for MEMS Applications"* PID 608, p.312  
M. Al Kadi Jazairli, D. Flandre  
Universite Catholique de Louvain
- "Instrumentation with attoFarad Resolution for Electrochemical Impedance Measurements on Molecular Biosensors"* PID 602, p.316  
M. Carminati, G. Ferrari, F. Gozzini, M. Sampietro  
Politecnico di Milano
- "A MEMS-based Multi-Sensor Platform for consumer applications"* PID 603, p.320  
B. Alandry, F. Mailly, L. Latorre, P. Nouet  
University of Montpellier 2
- "An 0.18um CMOS Electrochemical Sensor Readout IC for Exhaust Gas Monitoring"* PID 607, p.324  
H. Kim, B. Bakkaloglu  
Arizona State University

Session 3.3B: Circuits and Systems

- "Large-Signal Settling Optimization of SC Circuits Using Two-Stage Amplifiers with Current-Buffer Miller Compensation"* PID 106, p.328  
F.A. Amoroso, A. Pugliese, G. Cappuccino  
University of Calabria
- "Interference Reduction Techniques in Neural Recording Tripoles: An Overview"* PID 215, p.332  
I. Pachnis, A. Demosthenous, N. Donaldson  
University College London
- "H $\infty$  loop shaping control for distributed PLL network"* PID 203, p.336  
A. Korniienko<sup>1</sup>, E. Colinet<sup>1</sup>, G. Scorletti<sup>2</sup>, E. Blanco<sup>2</sup>  
<sup>1</sup>CEA-LETI, <sup>2</sup>AMPERE
- "On the use of instantaneous complex frequency for analysis and modification of simple sounds"* PID 214, p.340  
M. Kaniewska  
Gdansk University of Technology

Session 3.4A: RF Transceivers

*“Design of 1Gs/s Open-Loop Track-and-Hold for 10GBASE-T Ethernet Receivers”* PID 127, p.344  
M. Tonelli, A. Boni, C. Azzolini  
University of Parma

*“Read Range Limitation in IF-Based Far-Field RFID Using ASK Backscatter Modulation”* PID 111, p.348  
N. Pillin, C. Dehollain, M.J. Declercq  
Swiss Federal Institute of Technology (EPFL)

*“Wireless Ultra-Wide-Band Data Link for Biomedical Implants”* PID 144, p.352  
O. Novak, W. Wu, C. Charles  
University of Utah

*“CMOS Correlation Receiver for UWB Pulse Radar”* PID 123, p.356  
M. Mincica<sup>1</sup>, D. Pepe<sup>1</sup>, G. Giordano<sup>1</sup>, D. Zito<sup>2,3</sup>  
<sup>1</sup>University of Pisa, <sup>2</sup>University College Cork, <sup>3</sup>Tyndall National Institute

Author Index