

2009 1st Asia Symposium on Quality Electronic Design (ASQED 2009)

**Kuala Lumpur, Malaysia
15 – 16 July 2009**



**IEEE Catalog Number: CFP0983H-PRT
ISBN: 978-1-4244-4951-4**

**Copyright © 2009 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP0983H-PRT
ISBN 13:	978-1-4244-4951-4
Library of Congress No.:	2009906264

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2009 ASQED – Table of Contents

SESSION 1A Advanced Memory and Special Circuit Techniques

Chair: Volkan Kursun Co-Chair: Dennis Wong

1A.1: Mutual Exploration of FinFET Technology and Circuit Design Options for Implementing Compact Brute-Force Latches	1
Sherif Tawfik, University of Wisconsin-Madison, and Volkan Kursun, The Hong Kong University of Science and Technology	
1A.2: A High Speed Subthreshold SRAM Cell Design	9
Amir Reza Ahmadi Mehr, Behzad Ebrahimi, Ali Afzali Kusha, University of Tehran	
1A.3: Realistic CNFET Based SRAM Cell Design for Better Write Stability	14
Behzad Ebrahimi and Ali Afzali Kusha, University of Tehran	
1A.4: A Comparison Study of the Effects of Supply Voltage and Temperature on the Stability and Performance of CNFET and Nanoscale Si-MOSFET SRAMs	19
Mahdi Moradinasab and Morteza Fathipour, University of Tehran	

SESSION 1B Multi-gate Devices and Manufacturing

Chair: Anatoli Vakhguelt Co-Chair: L C Tan

1B.1: Process-Variation- and Random-Dopant-Induced Static Noise Margin Fluctuation in Nanoscale CMOS and FinFET SRAM Cells	24
Tien-Yeh Li, Chih-Hong Hwang, Yiming Li, National Chiao Tung University	
1B.2: Analytical Modeling of Hot Carrier Injection Induced Degradation in Triple Gate Bulk FinFETs	28
Nayereh Ghobadi, Ali Afzali-Kusha, Ebrahim Asl-Soleimani, School of Electrical and Computer Engineering, University of Tehran	
1B.3: A Novel 4H-SiC UMOSFET_ACCUFET with Large Blocking Voltage	35
Negin Peyvast and Morteza Fathipour, School of Electrical and Computer Eng., University of Tehran	
1B.4: MEMS vs. IC Manufacturing: Is integration between Processes Possible	39
Vemal Raja Manikam, Wai Yew Lo, Kar Yoke Ong, Boon Seong Lee, Cheng Choi Yong, Freescale Semiconductor	

SESSION 1C Power Delivery, Packaging and PCB Technology

Chair: Joseph Fjelstad Co-Chair: Farhang Yazdani

1C.1: Challenges in High Density PCB with 0.40 mm Pitch BGA - From Design, fabrication & Assembly Perspective	44
Pang Tun Leaw and Chee Peng Lim, Motorola Technology	
1C.2: Next Generation I/O Power Delivery Design through SIPD co-analysis & Comprehensive Platform Validation	49
Yee Hung See Tau and Marcus Chan, Intel Microelectronics (M) Sdn Bhd	
1C.3: PCB Via Depth Effect on SSN for FPGA	54
Chin Pheing Wong, Pui Ling Lee, Wei Wei Lo, Man On Wong, Altera Corporation	
1C.4: Measurement of Worst-Case Power Delivery Noise and Construction of Worst Case Current for Graphics Core Simulation	59
Fern Nee Tan, Intel Microelectronics (M) Sdn Bhd	

SESSION 2A Low-power and Noise-aware Design Innovations

Chair: Volkan Kursun Co-Chair: S K Fong

2A.1: Ground Bouncing Noise Suppression Techniques for MTCMOS Circuits	64
Hailong Jiao and Volkan Kursun, The Hong Kong University of Science & Technology	

2A.2: Capacitive and Inductive Couplings in a Distributed RLC Interconnection Line: Additivity Waveforms	71
Denis DESCHACHT, CNRS-University Montpellier, France, and Yves QUERE, University Brest, France	
2A.3: Power Optimization in Multipliers Using Multi-Precision Combined with Voltage Scaling Techniques	79
Xiaoxiao Zhang and Amine Bermak, Hong Kong University of Science & Technology, and Farid Boussaid, UWA	
2A.4: A Power Efficient Digitally Programmable Delay Element for Low Power VLSI Applications	83
Sekedi Bomeh Kobenge and Huazhong Yang, Department of Electronic Engineering, Tsinghua University	
2A.5: First Intel Low-Cost IA Atom-based System-On-Chip for Nettop/Netbook	88
Suphachai Sutanthavibul, Intel Corp, and Suresh Kumar Perabala, Intel Microelectronics	

SESSION 2B Noise, Reliability, and Variability

Chair: David Pan Co-Chair: Yu Wang

2B.1: Novel Variation-Aware STA Methodology	92
Shigeru Kuriyama, Atsushi Yoshikawa, Genichi Tanaka, Renesas Technology Corp.	
2B.2: On Minimizing Various Sources of Noise and Meeting Symmetry Constraint in Mixed-Signal SoC Floorplan Design	96
Chung-Hsin Lin, Anpec Electronics Corp., and Hung-Ming Chen, Dept of Electrical Engineering, National Chiao Tung University	
2B.3: Comparative Analysis of Process Variation Impact on Flip-Flops Soft Error Rate	103
Hassan Mostafa, Mohab Anis, Mohamed Elmasry, University of Waterloo	
2B.4: The Impact of Timing Yield Improvement Under Process Variation on Flip-Flops Soft Error Rate	109
Hassan Mostafa, Mohab Anis, Mohamed Elmasry, University of Waterloo	
2B.5: Statistical Model for Ring Oscillator Phase Noise Variability Accounting for Within-Die Process Variation	118
Faizal Khalek, Multimedia University, Malaysia; Hassan Mostafa and Mohab Anis, University of Waterloo	

SESSION 2C Nano and Bio Electronics Innovations

Chair: Yiming Li Co-Chair: Tanay Karnik

2C.1: Propagation Delay Dependence on Channel Fins and Geometry Aspect Ratio of 16-nm Multi-Gate MOSFET Inverter	122
Hui-Wen Cheng, Chih-Hong Hwang, Yiming Li, National Chiao Tung University	
2C.2: An AER-based CMOS Polarization Image Sensor with Photo-Aligned Micropolarizer Array	126
Xiajun Wu, XiaoJin Zhao, and Amine Bermak, Hong Kong University of Science and Technology; Farid Boussaid, University of Western Australia	
2C.3: An Analytic Channel Potential Based Model for Dynamic Depletion Surrounding-Gate MOSFETs with Arbitrary Doping Level	131
Lining Zhang, Jian Zhang, Feng Liu, Lin Chen, Yiwen Xu, Wang Zhou, Frank He, Peking University	
2C.4: New Challenges on Leakage Current Improvement in Tunnel FET by Using Low-K Oxide	136
Mahdi Vazizadeh, Benyamin Davaji, Morteza Fathipour, Dept of Electrical and Computer Engineering, University of Tehran	
2C.5: Numerical Study of Scaling Issues of C-CNTFETs	140
Farshid Karbassian, Mahdi Moradinasab, Morteza Fathipour, University of Tehran	

SESSION 3A Photovoltaic Technology & Manufacturing

Chair: Yiming Li Co-Chair: Ali Iranmanesh

3A.1: Embedded Analog CMOS Neural Network Inside High Speed Camera	144
Brahmantyo HERUSETO, Eri PRASETYO, Hamzah AFFANDI, Gunadarma University; and Michel PAINDAVOINE, Burgundi University	
3A.2: Design of Digital Display System for ISFET pH Sensor by Using PIC Microcontroller Unit (MCU)	148
Uda Hashim and Muhammad Naim Haron, Institute of Nano Electronic Engineering	
3A.3: A Unified Parameterization Technique for TFT-LCD Panel Design Optimization	153
Hsuan-Ming Huang and Yiming Li, National Chiao Tung University	
3A.4: Improving Performance in Single Field Plate Power High Electron Mobility Transistors (HEMTs) based on AlGaIn/GaN	157
Morteza Fathipou and Negin Peyvast, School of Electrical and Computer Engineering, University of Tehran; and Reza Azadvari, Islamic Azad University	

SESSION 4A Analog and Low Power Test

Chair: Fakhrol Rokhani Co-Chair: Serge Demidenko

4A.1: Towards Formal Verification of Analog Mixed Signal Designs using SPICE Circuit Simulation Traces	162
Kusum Lat and H. S. Jamadagn, CEDT, Indian Institute of Science; Subir Kumar Roy, Texas Instruments (India)	
4A.2: Prototyping and Testing of Analog Integrated Circuits	173
Peter Pann, austriamicrosystems AG	
4A.3: A Self-Testing Method for Combinational Circuits Using Polymorphic Gates	178
Hassan Hatefi Ardakani and Morteza Mashayekhi, Islamic Azad University-Karaj	
4A.4: Scan-chain Masking Technique for Low Power Circuit Testing	183
Subhadip Kundu and Santanu Chattopadhyay, Indian Institute of Technology-Kharagpur	

SESSION 4B Miscellaneous Design Topics

Chair: Lee Kee Yong Co-Chair: Ali Iranmanesh

4B.1: Novel Low Delay Slew Rate Control I/Os	189
Vikas Narang, Arya B, Karthik Rajagopal, Texas Instruments, India	
4B.2: Low Cost Clock Cleaner Solution for Reference Clock Sources	194
Chong Ling Khoo, Han Chin How, Wei Wei Lo, Man On Wong, Altera Corporation	
4B.3: OFF Stage Leakage Analysis from Power Gating Application In Deep Sub-micron Technology	199
Lee Kee Yong, Intel Microelectronics.	
4B.4: Area-Effective Programmable FSM-Based MBIST for Synchronous SRAM	203
Nur Qamarina Mohd Noor, Azilah Saparon, Yusrina Yusof, Universiti Teknologi MARA; and Mahmud Adnan, Intel Malaysia	
4B.5: Self Centering Assessment of Stacked CSP Memory Components	208
Satyanarayan Iyer and Gurudutt Chennagiri, SMART Modular Technologies, Inc.; and Abd Aziz Ali Akhbar and Amran Ismail, Smart Modular Technologies Sdn. Bhd.	
4B.6: How Organic Substrate Structure & Design Improve Assembly Robustness	212
Boon Yew Low and Ravishankar Sankaran, Freescale Semiconductor Sdn Bhd	
4B.7: Platform Stitching Capacitors Impact to High-Speed Differential Links on Non-Ideal Return Path	216
Kai Lun Ching, Teong Guan Yew and Chee Kheong Yoon, Intel Microelectronic Sdn. Bhd; and Fabian Wai Lee Kung, Hin-Yong Wong and Gobi Vetharatnam, Multimedia University	
4B.8: Investigation of Low V_{bd} on 7nm Oxide POD Capacitor	221
Hong Seng Ng and Sang Sool Koo, X-Fab Sarawak	

4B.9: Accurate Defect Cluster Detection and Localisation on Fabricated Semiconductor Wafers using Joint Count Statistics	225
Melanie Ooi, Ye Chow Kuang, Wey Jean Tee, and Achath Mohanan Ajay, Monash University; and Chris Chan, Freescale Semiconductor Malaysia	
4B.10: I-V Characteristics of a ZnO Thick-Film Varistor Fabricated by Cold Pressing Method	233
Mohammad Orvatinia, ICT faculty, Tehran; and Saeed Gandomkar, Islamic Azad University of Busher	
4B.11: Indium Phosphide, Indium-Gallium-Arsenide and Indium-Gallium-Antimonide based High Efficiency Multijunction Photovoltaics for Solar Energy Harvesting	237
Indranil Bhattacharya and Simon Y. Foo, Florida State University	
4B.12: Novel Techniques for Off-State Current Components Reduction in Double Gate Source-Heterojunction-MOS-Transistor	242
Mahsa Tahermaram, Mahdi Vadizadeh, Hamdam Ghanatian and Morteza Fathipour, Dept of Electrical and Computer Engineering, University of Tehran	
4B.13: Parameter Space Exploration for Robust and High-Performance n-Channel and p-Channel Symmetric Double-Gate FinFETs	246
Sherif Tawfik, University of Wisconsin-Madison; and Volkan Kursun, The Hong Kong University of Science and Technology	
4B.14: Analytical Study of Drift Velocity in N-type Silicon Nanowires	252
Amir Hossein Fallahpour, Hassan Jafari, and Razali Ismail, Universiti Teknologi Malaysia	
4B.15: Effect of Local Random Variation on Gate-Level Delay and Leakage Statistical Analysis	255
Jae Hoon Kim, Wook Kim, and Young Hwan Kim, Pohang University of Science and Technology	
4B.16: Incremental Optimization of Power Pads Based on Adjoint Network Sensitivity	259
Jairam S, and Subir K Roy, WTBUT, TI India	
4B.17: Hybrid Functional Verification Methodology for Video & Audio SoC	264
Sandeep Gupta, Mentor Graphics India	
4B.18: An MTCMOS Power Network Design Flow	266
Yijia Xu and Gary Yeap, Synopsys Inc.	
4B.19: MEBRS: Energy Balancing Route Scheduling in Centralized Wireless Sensor Networks	270
Yawen Dai and Xiaoqiang Li, Wuhan University of Technology; and Quan Wang, Chongqing University of Posts and Telecommunications	
4B.20: Simulation Study on NMOS Gate Length Variation Using TCAD Tool	276
Rahmat Sanudin, Muhammad Suhaimi Sulong, Marlia Morsin and Mohd Helmy Abd Wahab, Universiti Tun Hussein Onn Malaysia	

SESSION 5A CMOS Imagers and Data Converters

Chair: Dennis Wong Co-Chair: Amine Bermak

5A.1: A Programmable Compact Control Mechanism for Ultra-Low Power Current-Mediated CMOS Imager	280
Fang Tang and Amine Bermak, Hong Kong University of Science and Technology	
5A.2: A Low Power Linear Output Current-Mediated CMOS Imager	284
Fang Tang and Amine Bermak, Hong Kong University of Science and Technology	
5A.3: 6-bit 1.6GS/s ADC with low input capacitance in a 0.18μm CMOS	288
Chun-Chieh Chen, Yu-Lun Chung, Chen-I Chiu, Department of Electronic Engineering, Chung-Yuan Christian University	
5A.4: 500MS/s 4-b time interleaved SAR ADC using novel DAC Architecture	292
Sanjay Talekar, S. Ramasamy, G. Lakshminarayanan and B. Venkataramani, National Institute of Technology-Trichy	

SESSION 5B Physical and System Design

Chair: Yu Wang Co-Chair: David Pan

5B.1: X-architecture Clock Tree Construction Associated with Buffer Insertion and Sizing	298
Chia-Chun Tsai, Nanhua University; Chung-Chieh Kuo and Trong-Yen Lee, National Taipei University of Technology; and Jan-Ou Wu, De Lin Institute of Technology	
5B.2: A Method for Improved Final Placement Employing Branch-And-Bound with Hierarchical Placement Encoding and Tightened Bounds	304
Xitian Li and John Lillis, University of Illinois at Chicago	
5B.3: Reliability-aware Global Routing under Thermal Considerations	313
Katrina Lu, Intel Corp; and David Z. Pan, University of Texas at Austin	
5B.4: Memory-Aware Power Modeling for PAC DSP Core	319
Chen-Wei Hsu, Jia-Lu Liao, Shi-Yu Huang and Jing-Jia Liou, National Tsing Hua University; and Jen-Chieh Yeh and Ji-Jan Chen, Industrial Technology Research Institute	
5B.5: Power Analysis of Hardware Based Motion Estimation in a Heterogeneous Reconfigurable Environment	325
Moazzam Hussain and Muhammad Mohsin Rahmatullah, Centre for Advanced Studies in Engineering, Islamabad	

SESSION 6A Advanced Topics in Design

Chair: SK Fong Co-Chair: Dennis Wong

6A.1: A Proof of Concept on Defending Cold Boot Attack	330
Joo Guan Ooi and Kok Horng Kam, Intel Microelectronics Sdn Bhd	
6A.2: A Reversible MIPS Multi-Cycle Control FSM Design	336
Dilip Vasudevan, Maziar Goudarzi, Emanuel Popovici, Michel Schellekens, CEOL, University College Cork	
6A.3: An Adjustable Reset Pulse Phase Frequency Detector for Phase Locked Loop	343
Lip-Kai Soh and Edwin Yew-Fatt Kok, Altera Corporation	
6A.4: Variable Voltage Reference using Feedback Control Technique	347
Anshul Agarwal and Satyam Mandavilli, CVEST, International Institute of Information Technology- Hyderabad	
6A.5: A CMOS Radio Frequency Receiver for Bluetooth Applications	352
Jenn-Tzer Yang, De-Wei Shen, Ping-Jung Tsai, and Ming-Juei Wu, Ming-Hsin University of Science and Technology	

SESSION 6B Semiconductor Technology & Manufacturing

Chair: Anatoli Vakhguel't Co-Chair: Cheah Soo Lan

6B.1: Modeling of Temperature Variations in MOSFET Mismatch for Circuit Simulations	357
Muhamad Amri Ismail and Iskandar Md Nasir, MIMOS Berhad; and Razali Ismail, Universiti Teknologi Malaysia	
6B.2: Digital Pressure Sensor with Filtered Frequency Output Using Ring Oscillator and Mixer	363
James Yang, Zhiping Yu, Litian Liu and Zhao Hua Zhang, Institute of Microelectronics, Tsinghua University; and James Yang, Roy Liu and Yafei Bi, Lionax Technology USA Corp.	
6B.3: A Numerical Study of Silicon Opening Process	366
Benyamin Davaji and Mehdi Vazizadeh, Islamic Azad University; and Morteza Fathipour, Dept of Electrical and Computer Engineering, University of Tehran	
6B.4: A Novel Trench IGBT with a Rectangular Oxide beneath the Trench Gate	370
Jae In Lee, Jongchan Choi, Young-seok Bae, Man Young Sung, Department of Electrical Engineering, Korea University	
6B.5: Structured Database Standardisation Framework for Data Mining of Semiconductor Manufacturing Data	374
Ajay Achath Mohanan and Melanie Ooi, Monash University; and Chris Chan, Freescale Semiconductor Malaysia	

SESSION 6C Test & Verification

Chair: Serge Demidenko Co-Chair: Fakhrul Rokhani

6C.1: Automatic Error Recovery in Targetless Logic Emulation	380
Somnath Banerjee and Tushar Gupta, Mentor Graphics Pvt. Ltd, India	
6C.2: Combined Fault-Model Free Cause-Effect and Effect-Cause Fault Diagnosis in Block-Level Digital Networks	385
Raimund Ubar, Sergei Kostin, Jaan Raik, Tallinn University of Technology	
6C.3: An Automated Approach for the Diagnosis of Multiple Faults in FPGA Interconnects	391
T Nandha Kumar and Sue Inn Ch'ng, The University of Nottingham Malaysia Campus	
6C.4: Extraction-Based Verification Method for Off The Shelf Integrated Circuits	396
Daniel Saab and Vivek Nagubadi, Case Western Reserve University; Fatih Kocan, Southern Methodist University; and Jacob Abraham, University of Texas at Austin	
6C.5: Verification of Trace Length and Trace Impedance of Fabricated Load Board Using TDR	401
Sew Ming Low and Johan, Monash University Malaysia; and Michael Phoon and Abu Suffian, Freescale Semiconductor Malaysia	