

2009 IEEE/ACM International Symposium on Nanoscale Architectures

(NANOARCH 2009)

**San Francisco, California, USA
30 – 31 July 2009**



IEEE Catalog Number: CFP09DTD-PRT
ISBN: 978-1-4244-4957-6

TABLE OF CONTENTS

Computing with Nanoscale Memory: Model and Architecture	1
<i>S. Paul, S. Bhunia</i>	
Compact Modeling and Corner Analysis of Spintronic Memristor	7
<i>Y. Chen, X. Wang</i>	
Challenges in Scalable Fault Tolerance	13
<i>P. Lincoln</i>	
A Coding Framework for DNA Self-Assembly	15
<i>Z. M. Arani, M. Hashempour, F. Lombardi</i>	
System-Level Energy and Performance Projections for Nanomagnet-Based Logic	21
<i>A. Dingler, M. Niemier, X. S. Hu, M. Garrison, M. T. Alam</i>	
Residue-Based Code for Reliable Hybrid Memories	27
<i>N. Z. Haron, S. Hamdioui</i>	
Stateful Implication Logic with Memristors	33
<i>E. Lehtonen, M. Laiho</i>	
Validating Cascading of Crossbar Circuits with an Integrated Device-Circuit Exploration	37
<i>P. Narayanan, C. A. Moritz, K. W. Park, C. O. Chui</i>	
Defect Tolerance in Hybrid Nano/CMOS Architecture Using Tagging Mechanism	43
<i>S. Srivastava, A. Melouki, B. M. Al-Hashimi</i>	
Design of a Goldschmidt Iterative Divider for Quantum-Dot Cellular Automata	47
<i>I. Kong, E. E. Swartzlander, S. Kim</i>	
Power and Area Reduction Using Carbon Nanotube Bundle Interconnect in Global Clock Tree Distribution Network	51
<i>Y. Xie, S. Eachempati, A. Yanamandra, V. Narayanan, M. J. Irwin</i>	
Using Carbon Nanotube in Digital Memories	57
<i>S. Li, T. Zhang</i>	
FPGA Based on Integration of Carbon Nanorelays and CMOS Devices	61
<i>M. Liu, H. Yang, S. Tanachutiwat, W. Wang</i>	
Adaptive Clock Scheduling for Pipelined Structures	65
<i>B. Kuiper, S. Cotozana</i>	
Interconnection Scheme and Associated Mapping Method of Reconfigurable Cell Matrices Based on Nanoscale Devices	69
<i>P. Gaillardon, F. Clermidy, I. O'Connor, J. Liu</i>	
Runtime Analysis for Defect-Tolerant Logic Mapping on Nanoscale Crossbar Architectures	75
<i>Y. Su, W. Rao</i>	
Online Detection of Multiple Faults in Crossbar Nano-Architectures Using Dual Rail Implementations	79
<i>N. Farazmand, M. B. Tahoori</i>	

Author Index