

2009 European Microelectronics and Packaging Conference

(EMPC 2009)

**Rimini, Italy
16 – 18 June 2009**

Pages 1-407



IEEE Catalog Number: CFP0954H-PRT
ISBN: 978-1-4244-4722-0

TABLE OF CONTENTS

In-mould Integration of Electronics into Mechanics and Reliability of Overmoulded Electronic and Optoelectronic Components.....	1
<i>T. Alajoki, M. Koponen, E. Juntunen, J. Petaja, M. Heikkinen, J. Ollila, A. Sitomaniemi, T. Kosonen, J. Aikio, J.T. Makinen</i>	
A 3-D Packaging Concept for Cost Effective Packaging of MEMS and ASIC on Wafer Level.....	7
<i>T. Baumgartner, M. Topper, M. Klein, B. Schmid, D. Knodler, H. Kuisma, S. Nurmi, H. Kattelus, J. Dekker, R. Schachler</i>	
Trends in IC Packaging.....	12
<i>C. Beelen-Hendriks</i>	
Temporary Adhesives for Wafer Bonding: Deep Reactive Ion Etching Application.....	20
<i>D. Belharet, P. Dubreuil, D. Colin, L. Mazenq, H. Granier</i>	
Integrated LTCC-Glass Microreactor and μTAS with Thermal Stabilization for Biological Application.....	27
<i>P. Bembnowicz, D. Nowakowska, L. Golonka</i>	
Fabrication & Characterization of S-Band Power Amplifier using GaAs Die.....	31
<i>N.S. Bhatti, M. Imran</i>	
High Speed Packaging Solutions for LiNbO₃ Electro-Optical Modulator.....	35
<i>S. Bonino, R. Galeotti, L. Gobbi, M. Belmonte, M. Bonazzoli</i>	
Packaging and Wired Interconnections for Insertion of Miniaturized Chips in Smart Fabrics.....	40
<i>J. Brun, D. Vicard, B. Mourey, B. Lepine, F. Frassati</i>	
Aluminum Ribbon on a Power Device.....	45
<i>G. Cristaldi, G. Malgioglio, E. Scrofani</i>	
Advanced Modeling Techniques for System-level Power Integrity and EMC Analysis.....	52
<i>G. Graziosi, P.J. Doriol, Y. Villavicencio, C. Forzan, M. Rotigni, D. Pandini</i>	
MEMS Pressure Sensors – New LGA Packagings.....	58
<i>F. Fontana, L. Baldo, M. Azzopardi, S. Gatt</i>	
Wafer Level Packaging Fan Out Thermal Management: Is Smaller Always Hotter?.....	65
<i>D. Gualandris, C.M. Villa</i>	
Multifunctional Coatings for Wafer-Level Chip Scale Packaging.....	69
<i>R. Stapleton, D. Zoba, C. Brannen, P. Hough</i>	
Highly Conductive Adhesives via Novel Heterogeneous Structures.....	74
<i>T.D. Fornes, P.W. Hough</i>	
Application of 3D Modeling Tools for Advanced Packaging on a Broad Range of Industrial Applications.....	78
<i>Y. Imbs, L. Marechal, D. Auchere, G. Graziosi, J. Debono</i>	
Experimental Characterization of Thermo-Mechanical Properties of Lead-based Solders for Power Electronics Packaging Reliability Applications.....	87
<i>S. Jacques, J. Roubion, N. Batut, R. Leroy, L. Gonthier</i>	
Investigation of Compliant Interconnect for Ball Grid Array (BGA).....	92
<i>R. Johannessen, F. Oldervoll, H. Kristiansen, H. Tyldum, H. Nguyen, K. Aasmundveit</i>	
Reliability of 100 μm Bi- and In- Solder Balls.....	98
<i>S. Kenethmuller, R. Dohle, J. Pohlner, T. Dunne, J. Gofler</i>	
Hydrolysis Testing of ACF Joined Flip Chip Components with Conformal Coating.....	103
<i>K. Kokko, H. Harjunpaa, P. Heino, M. Kellomaki</i>	
Package Design for Alleviating Stress in Materials Embedded with Electronic Systems.....	109
<i>M. Lishchynska, K. Delaney</i>	
Development of Low-firing Lead-free Thick-film Materials on Steel Alloys for Piezoresistive Sensor Applications.....	116
<i>C. Jacq, T. Maeder, P. Ryser</i>	
Structuration of Zero-shrinkage LTCC Using Mineral Sacrificial Materials.....	122
<i>T. Maeder, C. Jacq, Y. Fournier, W. Hraiz, P. Ryser</i>	
Process Development for a Very Precise Placement of a Lens for Micro-Optics Based Components.....	128
<i>D. Caccioli, L. Maggi</i>	
Electromagnetic Simulations for the Packaging Design of Telecommunication Component.....	133
<i>L. Maggi, G. Ticozzi</i>	
WPLGA: New Package Family for Medium Pin Count with Design Flexibility.....	139
<i>P. Magni, G. Graziosi, C. Villa, R. Tiziani, R. Gacusan</i>	

Advancements in Bumping Technologies for Flip Chip and WLCSP Packaging	145
<i>D. Manassis, R. Patzelt, A. Ostmann, H. Reichl</i>	
Assembly - Chip Interactions Leading to PPM-level Failures in Microelectronic Packages	151
<i>A. Mavinkurve, H. Cobussen, W.D. Van Driel, L. Endrinal M. Van Dort</i>	
Small Size LTCC FlipChip-Package for RF-Power Applications	159
<i>J. Muller, M. Noren, M. Mach, S. Brunner, C. Hoffmann</i>	
X-ray nanoCT of Interconnections in IC Packages: Visualizing of Internal 3D-Structures with Submicrometer Resolution	163
<i>J. Luebbehuesen, H. Roth, T. Neubrand, O. Brunke</i>	
Cu Wire Bonding: Reliability Improvement for High Temperature in Plastic Packages	167
<i>C. Passagrilli, B. Vitali, R. Tiziani, C. Azzopardi</i>	
Size and Microstructure Effects on the Stress-Strain Behaviour of Lead-Free Solder Joints	171
<i>P. Hegde, D.C. Whalley, V.V. Silberschmidt</i>	
Experimental Study of Polymers as Encapsulating Materials for Photovoltaic Modules	180
<i>S.A. Sala, M. Campaniello, A. Bailini</i>	
Fine Die-Attach Delamination Analysis by Scanning Acoustic Microscope	187
<i>G. Santospirito, A. Terzoli</i>	
Materials Science Challenges in Green High Power Density Devices 1. The Ag Loaded Glues for Die Bonding	191
<i>A. Scandurra, G.F. Indelli, R. Zafarana, A. Cavallaro, E. Scrofani, S. Russo, J.P. Giry, S. Pignataro</i>	
Modeling of Flip Chip Bump Patterns to Minimize Crosstalk on a BU-BGA Package Design	199
<i>K. Sheach, G. Xiang, P. Brunet</i>	
Joint Project for Mechanical Qualification of Next Generation High Density Package-on-Package (PoP) with Through Mold Via Technology	203
<i>M. Dreiza, J.S. Kim, L. Smith, D. Campos, E. Saugier, P. Jarvinen</i>	
Introduction of a Unified Equipment Platform for UV Initiated Processes in Conjunction with the Application of Electrostatic Carriers as Thin Wafer Handling Solution	211
<i>D. Tonnies, M. Gabriel, B. Neubert, M. Hennemeyer, M. Zoberbier, R. Zoberbier</i>	
Roll-to-Roll Manufacturing of Organic Photovoltaic Modules	217
<i>M. Tuomikoski, P. Kopola, H. Jin, M. Ylikunnari, J. Hiitola-Keinanen, M. Valimaki, M. Aikio, J. Hast</i>	
Encapsulation of the Next Generation Advanced Mems& Sensor Microsystems	221
<i>A. Bos, L. Wang, T. Van Weelden</i>	
Next Generation Leadless RF Packages Utilizing 1st Level Low Cost Flip Chip Interconnect Technology	226
<i>S. Walczyk, P. Dijkstra, N. Kramer, J. Verspeek</i>	
BCB-Based Wafer-Level Packaging of Integrated CMOS/SOI Piezoresistive MEMS Sensors	232
<i>D. Weiland, A. Chaehoi, S. Ray, D. O'Connell, M. Begbie, C. Wang</i>	
New Flipchip Technology	237
<i>R. Windemuth, T. Ishikawa</i>	
New Plasma Cleaning Technology	243
<i>R. Windemuth, M. Nonomura, G. Dunn</i>	
A Study on High-density High-speed SerDes Design in Buildup Flip Chip Ball Grid Array Packages	248
<i>G. Xiang, K. Sheach, P. Brunet</i>	
A Novel Methodology for Analyzing Variation Risk Introduced by the Manufacturing Process in Microsystems	252
<i>Y. Sun, C.R. Fowkes, N. Gindy</i>	
Fracture Toughness Assessment of ACF Flip-chip Packages under High Moisture Condition with Moire Interferometry	259
<i>J. Park, J. Jang, K. Jang, K. Paik, S. Lee</i>	
The Design and Improvement of LTCC-based Capacitive Pressure Sensors Employing Finite Element Analysis	266
<i>C. Ionescu, P. Svasta, C. Marghescu, M.S. Zarnik, D. Belavic</i>	
Investigation of Solder Joints by Thermographical Analysis	270
<i>P. Svasta, C. Ionescu, N.D. Codreanu, D. Bonfert</i>	
Fully Embedded Optical and Electrical Interconnections in Flexible Foils	275
<i>E. Bosman, G. Van Steenberge, P. Gerrinck, J. Vanfleteren, P. Van Daele</i>	
Metal Trace Impact Life Prediction Model for Stress-Buffer- Enhanced Package	280
<i>C.Y. Chou, C.J. Huang, M. Sano, K.N. Chiang</i>	
3D Packaging and Supply Chain Management	286
<i>P. Collander</i>	
The Necessity of Corrosion Protection for Solderable Pure Tin Deposits on IC Outer Leads	290
<i>J. Barthelmes, P. Crema, P. Kuhlkamp, O. Kurtz</i>	

Pot Life Improvement of Low Temperature and High-speed Curable Anisotropic Conductive Adhesive (ACA)	294
<i>J. Lee, J. Kim, C. Hyun</i>	
Local Hardening Behavior of Free Air Balls and Heat Affected Zones of Thermosonic Wire Bond Interconnections	299
<i>C. Dresbach, G. Lorenz, M. Mittag, M. Petzold, E. Milke, T. Muller</i>	
Mechanical Properties and Microstructure of Heavy Aluminum Bonding Wires for Power Applications	307
<i>C. Dresbach, M. Mittag, M. Petzold, E. Milke, T. Muller</i>	
Effect of Microstructure Design on Reliability of FBGA Lead-Free Solder Joints	315
<i>F.X. Che, J.E. Luan</i>	
Thermoelastic Properties of Printed Circuit Boards: Effect of Copper Trace	321
<i>G. Hu, G.K. Yong, J. Luan, L.W. Chin, X. Baraton</i>	
New Developments in High Performance Solder Products for Power Die Assemblies	327
<i>M. Fenner, A. Mackie, G. Wilson</i>	
Robust LTCC/PZT Sensor-Actuator-Module for Aluminium Die Casting	333
<i>M. Flossel, U. Scheithauer, S. Gebhardt, A. Schonecker, A. Michaelis</i>	
SMD Pressure and Flow Sensors for Industrial Compressed Air in LTCC Technology	338
<i>Y. Fournier, A. Barras, G. Boutinard Rouelle, T. Maeder, P. Ryser</i>	
ALX Permanent Polymer Dielectrics For Microelectronic Packaging Applications	345
<i>P. Garrou, A. Huffman, J. Piascik</i>	
Experimental Analysis on the Mechanism of Moisture Induced Interface Weakening in ACF Package	354
<i>G. Sim, C. Chung, K. Paik, S. Lee</i>	
3D IC Products Using TSV for Mobile Phone Applications: An Industrial Perspective	361
<i>Y. Guillou, A. Dutron</i>	
Process Characterisation of Dupont MXA140 Dry Film for High Resolution Microbump Application	367
<i>W. Liebsch, H. Yun, C.E. Balut, A. Ahr, A. Phung, A. Huffinan</i>	
Reliability Studies on High Current Power Modules with Parallel MOSFETs	371
<i>G.H. Sarma, G. Nitin, Ramanan, Manivannan, K. Mehta, A. Bhattacharjee</i>	
Solder Process Optimization: Influence of Heating and Cooling Rate on the Thermo-Mechanical Stress Generated in Components	378
<i>M. Hertl, D. Weidmann, J. Lecomte</i>	
Wafer Post-Processing for a Reconfigurable Wafer-Scale Circuit Board	383
<i>M. Radji, A. Lakhssassi, M. Bougataya, A. Hamoui, R. Izquierdo</i>	
Evaluation of Printed Electronics Manufacturing Line with Sensor Platform Application	391
<i>E. Halonen, K. Kaija, M. Mantysalo, A. Kemppainen, R. Osterbacka, N. Bjorklund</i>	
Development of Matrix Clip Assembly for Power MOSFET Packages	399
<i>M. Kengen, W. Peels, D. Heyes</i>	
Electrostatic Wafer Handling for Thin Wafer Processing	403
<i>C. Landesberger, R. Wieland, A. Klumpp, P. Ramm, A. Drost, U. Schaber, D. Bonfert, K. Bock</i>	
Long-Term Joint Reliability of SiC Power Devices at 330°C	408
<i>F. Lang, S. Tanimoto, H. Ohashi, H. Yamaguchi</i>	
Chip to Chip Bonding using micro-Cu Bumps with Sn Capping Layers	413
<i>J.S. Lee, K.Y. Byun, Q.H. Chung, M.S. Suh, S.C. Kim, Y. Kim</i>	
Thermal Design Considerations on Wire-Bond Packages	418
<i>M. Mach, J. Muller</i>	
A New Methodology for Multi-Level Thermal Characterization of Complex Electronic Systems : From Die to Board Level	425
<i>O. Martins, N. Peltier, S. Guedon, S. Kaiser, Y. Marechal, Y. Avenas</i>	
Impact of Package Parasitics on the EMC Performance of Smart Power SoCs	437
<i>M. Merlin, F. Fiori</i>	
Characteristics of Electrically Conductive Adhesives Filled with Copper Nanoparticles with Organic Layer	443
<i>L.N. Ho, H. Nishikawa, T. Takemoto, Y. Kashiwagi, M. Yamamoto, M. Nakamoto</i>	
Design and Fabrication of Corrosion and Humidity Sensors for Performance Evaluation of Chip Scale Hermetic Packages for Biomedical Implantable Devices	447
<i>N. Saeidi, A. Demosthenous, N. Donaldson, J. Alderman</i>	
Realisation of Embedded-Chip QFN Packages - Technological Challenges and Achievements	451
<i>A. Ostmann, D. Manassis, L. Boettcher, S. Karaszkiwicz, H. Reichl</i>	
Far-End Maximum Crosstalk for Coupled Lines as Function of Load	457
<i>A. Owzar, R. Stephan, W. Petersen, M. Helfenstein</i>	

Effects of Test Conditions on Bending Impact of Lead Free Solder	461
<i>J. Park</i>	
Connector Reliability Testing Using Salt Spray	466
<i>A. Parviainen, J. Perala, L. Frisk, S. Kuusiluoma</i>	
Accelerating the Temperature Cycling Tests of FBGA Memory Components with Lead-free Solder	
Joints without Changing the Damage Mechanism	474
<i>J. Reichelt, P. Gromala, S. Rzepka</i>	
Bisected Thermodynamic Sensor as the Power AC/DC Transmitter	482
<i>M. Reznicek, I. Szendiuch, Z. Reznicek Jr., Z. Reznicek</i>	
3D Integration with AC Coupling for Wafer-Level Assembly	487
<i>M. Scandiuzzo, L. Perugini, R. Cardu, M. Innocenti, R. Canegallo</i>	
Kirkendall Voiding in Au Ball Bond Interconnects on Al Chip Metallization in the Temperature	
Range from 100-200°C After Optimized Intermetallic Coverage	491
<i>M. Schneider-Ramelow, S. Schmitz, B. Schuch, W. Grubl</i>	
Thermo-Mechanical Stress Analysis	497
<i>K. Niehoff, T. Schreier-Alt, F. Schindler-Saefkow, F. Ansorge, H. Kittel</i>	
Simulation and Experimental Analysis of Substrate Overmolding	502
<i>T. Schreier-Alt, C. Rebholz, F. Ansorge</i>	
Mechanical and Microstructural Properties of SiC-Mixed Sn-Bi Composite Solder Bumps by	
Electroplating	509
<i>Y. Shin, S. Lee, S. Yoo, C. Lee</i>	
Some Facts from Lead-free Solders Reliability Investigation	513
<i>I. Szendiuch, J. Sary, J. Sandera, M. Bursik, E. Hejatkova</i>	
Surface-Enhanced Copper Bonding Wire for LSI and Its Bond Reliability under Humid Environment	518
<i>T. Uno, K. Kimura, T. Yamada</i>	
A Study of Thermal Performance for Chip-in-Substrate Package on Package	528
<i>T. Hung, M. Yew, C. Chou, K. Chiang</i>	
Novel Interconnection Processes for Low Cost PEN/PET Substrates	534
<i>J. Van Den Brand, R. Kusters, H. Fledderus, E. Rubingh, T. Podprocky, A. Dietzel</i>	
Characterization of PTC Resistor Pastes Applied in LTCC Technology	543
<i>J. Vanek, W. Smetana, M. Weilgumi, I. Szendiuch</i>	
Processes for Integration of Microfluidic Based Devices	548
<i>D.P. Webb, P.P. Conway, D.A. Hutt, B.J. Knaut, C. Liu</i>	
High Linearity and Broadband WiMAX Power Amplifier Design Using Board Level Integration	
Technology	555
<i>W. Chen, K. Chin, C. Tsai, L. Chang, Y. Chang, C. Liu</i>	
Influence of the Fabrication Errors on Multilayer Thick Film Circuits	559
<i>W. Ali, C. Min</i>	
Correlation between Material Selection and Moisture Sensitivity Levels of Quad Flat No-lead (QFN)	
Packages	563
<i>M. Zhang, S.W.R. Lee, J. Zhang, H. Yun, D. Starkey, H. Chau</i>	
Passive Phase Change Tower Heat Sink & Pumped Coolant Technologies for Next Generation CPU	
Module Thermal Design	569
<i>M. Vogel, D. Copeland, A. Mastro, S. Kang, B. Whitney, G. Upadhyaya, M. Connors, J. Marsala</i>	
Packaging of Silicon Photonic Devices: Grating Structures for High Efficiency Coupling and a	
Solution for Standard Integration	575
<i>J.V. Galan, A. Griol, J. Hurtado, P. Sanchis, G.B. Preve, A. Hakansson, J. Marti</i>	
Encapsulation Challenges for Wafer Level Packaging	581
<i>E. Kuah, J.P. Ding, Q.F. Li, J.Y. Hao, W.L. Chan, S.C. Ho, H.M. Huang, Y.J. Jiang</i>	
Mechanical Behaviour of SAC-Lead Free Solder Alloys with Regard to the Size Effect and the Crystal	
Orientation	587
<i>J. Villain, W. Mueller, U. Saeed, C. Weippert, U. Corradi, A. Svetly</i>	
NanoBond® Assembly – A Rapid, Room Temperature Soldering Process	591
<i>G. Caswell</i>	
Characterization of Oxidation of Electroplated Sn for Advanced Flip-chip Bonding	597
<i>W. Zhang, W. Ruythooren</i>	
Miniaturisation of a LTCC High-Frequency Rat-Race-Ring by Using 3-Dimensional Integrated	
Passives and Embedded High-K Capacitors	601
<i>R. Perrone, P. Kapitanova, D. Kholodnyak, I. Vendik, S. Humbla, M. Hein, J. Muller</i>	
DreamPAK – Small Form Factor Package	607
<i>L.A. Lim, M. Ramkumar, C.J. Vath III</i>	

Fatigue Life Prediction of Plated Through Holes (PTH) Under Thermal Cycling	613
<i>N. Park, J. Kim, C. Oh, C. Han, B. Song, W. Hong</i>	
Thin Hermetic Borosilicate Glass Layers for Highly Reliable Chip-Passivations in Wafer-Level-Packaging	617
<i>U. Hansen, J. Leib, S. Maus, O. Gyenge, M. Topper</i>	
Modeling and Quantification of Conventional and Coax-TSVs for RF Applications	624
<i>I. Ndip, B. Curran, S. Guttowski, H. Reichl</i>	
Stacking of Full Rebuilt Wafers For SiP and Abandoned Sensors/Applications	628
<i>C. Val, P. Couderc, P. Lartigues</i>	
Creep Mechanism Fractography Analysis on SnPb Eutectic Solder Joint Failure	637
<i>C. Oh, C. Han, N. Park, B. Song, W. Hong</i>	
Direct Interconnection of Chemical Mechanical Polishing (CMP)-Cu Thin Films at 150°C in Ambient Air	641
<i>A. Shigetou, T. Suga</i>	
Damage Risk Assessment of Under-Pad Structures in Vertical Wafer Probe Technology	646
<i>T. Hauck, I. Schmadlak, C. Argento, W.H. Muller</i>	
Impact of Substrate Coupling Induced by 3D-IC Architecture on Advanced CMOS Technology	651
<i>M. Rousseau, M. Jaud, P. Leduc, A. Farcy, A. Marty</i>	
Versatile MEMS and MEMS Integration Technology Platforms for Cost Effective MEMS Development	656
<i>P. Pieters</i>	
Reliability Testing of Frequency Converters with Salt Spray and Temperature Humidity Tests	661
<i>J. Kiilunen, L. Frisk</i>	
Screen-Printed Polymer-Based Microfluidic and Micromechanical Devices Based on Evaporable Compounds	666
<i>N. Serra, T. Maeder, C. Jacq, Y. Fournier, P. Ryser</i>	
3D Integration of Ultra-thin Functional Devices Inside Standard Multilayer Flex Laminates	671
<i>W. Christiaens, T. Torfs, W. Huwel, C. Van Hoof, J. Vanfleteren</i>	
3D Integration Process Flow for Set-top Box Application: Description of Technology and Electrical Results	676
<i>S. Cheramy, J. Charbonnier, D. Henry, A. Astier, P. Chausse, M. Neyret, C. Brunet-Manquat, S. Verrun, N. Sillon, L. Bonnot, X. Gagnard, J. Vittu</i>	
Advanced Failure Analysis Methods and Microstructural Investigations of Wire Bond Contacts for Current Microelectronic System Integration	682
<i>R. Klengel, S. Bennemann, J. Schischka, C. Grosse, M. Petzold</i>	
Electrical Modeling and Analysis of the Impact of Slits on Microstrip Lines in Thin Film Polymer Layers	688
<i>I. Ndip, M. Topper, K. Becker, M. Hirte, I. Eidner, T. Fischer, B. Curran, J. Bauer, W. Scheel, S. Guttowski, H. Reichl</i>	
3D Integration Technologies for Ceramic Substrates in a SHM Application	692
<i>S. Hildebrandt, K. Wolter</i>	
A New Low Cost, Elastic and Conformable Electronics Technology for Soft and Stretchable Electronic Devices by use of a Stretchable Substrate	697
<i>F. Bossuyt, T. Vervust, F. Axisa, J. Vanfleteren</i>	
Comparison between Die Attach Film (DAF) and Film over Wire (FOW) on Stack-die CSP Application	703
<i>C.L. Chung, C.W. Ku, H.C. Hsu, S.L. Fu</i>	
A Novel Thermo-Mechanical Test Method of Fatigue Characterization of Real Solder Joints	706
<i>R. Metasch, M. Roellig, K.J. Wolter</i>	
Thermo Mechanical Characterization of Packaging Polymers	713
<i>B. Boehme, K.M.B. Jansen, S. Rzepka, K. Wolter</i>	
Au-Sn SLID Bonding: Fluxless Bonding with High Temperature Stability, to Above 350°C	723
<i>K.E. Aasmundveit, K. Wang, N. Hoivik, J.M. Graff, A. Elfving</i>	
Optimization of Flip-chip Laser Soldering for Low Temperature Stability Substrate	729
<i>T. Hurtony, B. Balogh, P. Gordon</i>	
Low Energy Consumption Thick-film Pressure Sensors	735
<i>D. Belavic, M.S. Zarnik, M. Mozek, S. Kocjan, M. Hrovat, J. Holc, M. Jerlah, S. Macek</i>	
Reliability Comparison of Aluminum Redistribution based WLCSP Designs	741
<i>U. Sharma, H. Gee, P. Holland</i>	
Miniaturization of Printed Wiring Board Assemblies into System in a Package (SiP)	746
<i>S.G. Rosser, I. Memis, H. Von Hofen</i>	

Long Term Stability of Polymer Based Resistors Tested by Noise, Non-Linearity and Electro-Ultrasonic Spectroscopy	754
<i>V. Sedlakova, P. Toffel, J. Sikula</i>	
System Packaging & Integration for a Swallowable Capsule Using a Direct Access Sensor	759
<i>P. Jesudoss, A. Mathewson, W. Wright, C. McCaffrey, V. Ogurtsov, K. Twomey, F. Stam</i>	
Interface Resistance between Polymer Based Conducting and Resistive Layers	763
<i>P. Toffel, V. Sedlakova, M. Chvatal, J. Majzner</i>	
New Packaging Technology Enabling Integration of Magnetics and Semiconductors in One Component	767
<i>A. Pot, H. Roehm, R.V.D. Berg, T. Shanmugam, S. Ong, F. Van Der Burgt, T.P. Sidiki</i>	
Large Panel, Highly Flexible Multilayer Thin Film Boards	776
<i>H. Burkard, W. Kapischke, J. Link</i>	
Closing Technology Knowledge Gaps: Projects Arising from the iNEMI Technology Roadmap	782
<i>B. Pfahl, J. Arnold, G. O'Malley</i>	
Addressing Opportunities and Risks of Pb-Free Solder Alloy Alternatives	787
<i>G. Henshall, R. Healey, R.S. Pandher, K. Sweatman, K. Howell, R. Coyle, T. Sack, P. Snugovsky, S. Tisdale, F. Hua, G. O'Malley</i>	
A Comprehensive Overview on Today's Ceramic Substrate Technologies	798
<i>F. Bechtold</i>	
Compression Molding Solutions for Various High End Package and Cost Savings for Standard Package Applications	810
<i>H. Matsutani</i>	
Advanced Solutions for Ultra-Thin Wafers and Packaging	814
<i>G. Klug</i>	
Author Index	