

# **2009 18th International Conference on Parallel Architectures and Compilation Techniques**

**(PACT 2009)**

**Raleigh, North Carolina. WUC  
12 – 16 September 2009**



**IEEE Catalog Number: CFP09073-PRT  
ISBN: 978-1-4244-4780-0**

# TABLE OF CONTENTS

## SESSION 1: SOFTWARE TRANSACTIONAL MEMORY AND SPECULATION

<b>Adaptive Locks: Combining Transactions and Locks for Efficient Concurrency</b> .....	1
<i>Takayuki Usui, Reimer Behrends, Jacob Evans, Yannis Smaragdakis</i>	
<b>Anaphase: A Fine-Grain Thread Decomposition Scheme for Speculative Multithreading</b> .....	13
<i>Carlos Madriles, Pedro López, Josep Maria Codina, Enric Gibert, Fernando Latorre, Alejandro Martínez, Raul Martínez, Antonio González</i>	

## SESSION 2: BEST PAPERS

<b>Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors</b> .....	24
<i>Abhishek Bhattacharjee, Margaret Martonosi</i>	
<b>Interprocedural Load Elimination for Dynamic Optimization of Parallel Programs</b> .....	36
<i>Rajkishore Barik, Vivek Sarkar</i>	
<b>Quantifying the Potential of Program Analysis Peripherals</b> .....	48
<i>Mohit Tiwari, Shashidhar Mysore, Timothy Sherwood</i>	

## SESSION 3: ACCELERATORS

<b>Algorithmic Skeletons within an Embedded Domain Specific Language for the CELL Processor</b> .....	59
<i>Tarik Saidani, Joel Falcou, Claude Tadonki, Lionel Lacassagne, Daniel Etienne</i>	
<b>A Task-Centric Memory Model for Scalable Accelerator Architectures</b> .....	69
<i>John H. Kelm, Daniel R. Johnson, Steven S. Lumetta, Matthew I. Frank, Sanjay J. Patel</i>	

## SESSION 4: POWER AND ENERGY

<b>SHIP: Scalable Hierarchical Power Control for Large-Scale Data Centers</b> .....	80
<i>Xiaorui Wang, Ming Chen, Charles Lefurgy, Tom W. Keller</i>	
<b>Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures</b> .....	90
<i>Wangyuan Zhang, Tao Li</i>	
<b>Core-Selectability in Chip Multiprocessors</b> .....	102
<i>Hashem Hashemi Najaf-abadi, Niket Kumar Choudhary, Eric Rotenberg</i>	

## SESSION 5: TOOLS AND TESTING

<b>Chainsaw: Using Binary Matching for Relative Instruction Mix Comparison</b> .....	112
<i>Tipp Moseley, Dirk Grunwald, Ramesh Peri</i>	
<b>tm_db: A Generic Debugging Library for Transactional Programs</b> .....	123
<i>Maurice Herlihy, Yossi Lev</i>	
<b>StealthTest: Low Overhead Online Software Testing Using Transactional Memory</b> .....	133
<i>Jayaram Bobba, Weiwei Xiong, Luke Yen, Mark D. Hill, David A. Wood</i>	

## **SESSION 6: INNOVATIVE HARDWARE**

<b>CPROB: Checkpoint Processing with Opportunistic Minimal Recovery</b> .....	143
<i>Andrew Hilton, Neeraj Eswaran, Amir Roth</i>	
<b>Architecture Support for Improving Bulk Memory Copying and Initialization Performance</b> .....	153
<i>Xiaowei Jiang, Yan Solihin, Li Zhao, Ravishankar Iyer</i>	
<b>Oblivious Routing in On-Chip Bandwidth-Adaptive Networks</b> .....	165
<i>Myong Hyon Cho, Mieszko Lis, Keun Sup Shim, Michel Kinsy, Tina Wen, Srinivas Devadas</i>	

## **SESSION 7: SCHEDULING AND ADAPTATION**

<b>Exploiting Parallelism with Dependence-Aware Scheduling</b> .....	175
<i>Xiaotong Zhuang, Alexandre E. Eichenberger, Yangchun Luo, Kevin O'Brien, Kathryn O'Brien</i>	
<b>ITCA: Inter-task Conflict-Aware CPU Accounting for CMPs</b> .....	185
<i>Carlos Luque, Miquel Moreto, Francisco J. Cazorla, Roberto Gioiosa, Alper Buyuktosunoglu, Mateo Valero</i>	
<b>Flexstream: Adaptive Compilation of Streaming Applications for Heterogeneous Architectures</b> .....	196
<i>Amir H. Hormati, Yoonseo Choi, Manjunath Kudlur, Rodric Rabbah, Trevor Mudge, Scott Mahlke</i>	

## **SESSION 8: NOVEL CACHE SYSTEMS**

<b>DDCache: Decoupled and Delegable Cache Data and Metadata</b> .....	206
<i>Hemayet Hossain, Sandhya Dwarkadas, Michael C. Huang</i>	
<b>Zero-Value Caches: Cancelling Loads that Return Zero</b> .....	216
<i>Mafijul Islam, Per Stenstrom</i>	
<b>Soft-OLP: Improving Hardware Cache Performance through Software-Controlled Object-Level Partitioning</b> .....	225
<i>Qingda Lu, Jiang Lin, Xiaoning Ding, Zhao Zhang, Xiaodong Zhang, P. Sadayappan</i>	

## **SESSION 9: MODELING AND EVALUATION**

<b>Memory Performance and Cache Coherency Effects on an Intel Nehalem Multiprocessor System</b> .....	237
<i>Daniel Molka, Daniel Hackenberg, Robert Schöne, Matthias S. Müller</i>	
<b>Automatic Tuning of Discrete Fourier Transforms Driven by Analytical Modeling</b> .....	247
<i>Basilio B. Fraguera, Yevgen Voronenko, Markus Püschel</i>	
<b>Analytical Modeling of Pipeline Parallelism</b> .....	257
<i>Angeles Navarro, Rafael Asenjo, Siham Tabik, Calin Cascaval</i>	

## **SESSION 10: HARDWARE TRANSACTIONAL MEMORY**

<b>FASTM: A Log-based Hardware Transactional Memory with Fast Abort Recovery</b> .....	267
<i>Marc Lupon, Grigorios Magklis, Antonio González</i>	
<b>Improving Signatures by Locality Exploitation for Transactional Memory</b> .....	277
<i>Ricardo Quisilant, Eladio Gutierrez, Oscar Plata, Emilio L. Zapata</i>	
<b>Mapping Out a Path from Hardware Transactional Memory to Speculative Multithreading</b> .....	287
<i>Leo Porter, Bumyong Choi, Dean M. Tullsen</i>	

## **SESSION 11: COMPILER OPTIMIZATION**

<b>Polyhedral-Model Guided Loop-Nest Auto-Vectorization</b> .....	299
<i>Konrad Trifunovic, Dorit Nuzman, Albert Cohen, Ayal Zaks, Ira Rosen</i>	
<b>Region Based Structure Layout Optimization by Selective Data Copying</b> .....	310
<i>Sandya S. Mannarswamy, Ramaswamy Govindarajan, Rishi Surendran</i>	

<b>Data Layout Transformation for Enhancing Data Locality on NUCA Chip Multiprocessors</b> .....	320
<i>Qingda Lu, Christophe Alias, Uday Bondhugula, Thomas Henretty, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, P. Sadayappan, Yongjian Chen, Haibo Lin, Tin-fook Ngai</i>	

## **SESSION 12: CACHE MANAGEMENT**

<b>SOS: A Software-Oriented Distributed Shared Cache Management Approach for Chip Multiprocessors</b> .....	330
<i>Lei Jin, Sangyeun Cho</i>	
<b>Using Aggressor Thread Information to Improve Shared Cache Management for CMPs</b> .....	341
<i>Wanli Liu, Donald Yeung</i>	
<b>Cache Sharing Management for Performance Fairness in Chip Multiprocessors</b> .....	353
<i>Xing Zhou, Wenguang Chen, Weimin Zheng</i>	
<b>Author Index</b>	