

**2009 IEEE International  
Workshop on Memory  
Technology, Design and Testing  
(MTDT 2009)**

**Hsinchu, Taiwan  
31 August – 2 September 2009**



**IEEE Catalog Number: CFP09028-PRT  
ISBN: 978-1-4244-5185-2**

# 2009 IEEE International Workshop on Memory Technology, Design, and Testing

## MTDT 2009

### Table of Contents

Foreword
Organizing Committee
Program Committee
Reviewers
Keynote Speech 1
Keynote Speech 2
Invited Talk 1
Invited Talk 2
Invited Talk 3
Embedded Talk
Tutorial

---

### T1: Emerging Memories

Voltage-Driven Multilevel Programming in Phase Change Memories .....	3
<i>A. Cabrini, S. Braga, A. Manetto, and G. Torelli</i>	
Circuit Design for Bias Compatibility Investigation of Bulk FinFET Based Floating Body RAM .....	7
<i>A. Anclia, M. Garcia Bardon, P. Poliakov, B. Rooseleer, B. De Wachter, N. Collaert, K. van der Zanden, M. Miranda Corbalan, W. Dehaene, and D. Verkest</i>	
A New SRAM Cell Design for Both Power and Performance Efficiency .....	13
<i>Yen-Ting Chiang and Yen-Jen Chang</i>	
A Wide-VDD Embedded SRAM for Dynamic Voltage Asynchronous Systems .....	20
<i>Shu-Meng Yang, Meng-Fan Chang, Kung-Ting Chen, Wen-Chin Wu, Yuan-Hua Chu, Ting-Sheng Chao, Ming-Bin Chen, and Ping-Cheng Chen</i>	

## T2: Advanced Memory Device and Design

Impacts of Contact Resistance and NBTI/PBTI on SRAM with High-k Metal-Gate Devices .....	27
<i>Hao-I Yang, Ching-Te Chuang, and Wei Hwang</i>	
High-k Hf-Based Nanocrystal Memory Capacitors with IrOx Metal Gate for NAND Application .....	31
<i>W. Banerjee and S. Maikap</i>	
A Micro-Watt Multi-port Register File with Wide Operating Voltage Range .....	34
<i>Shyh-Chyi Yang, Hao-I Yang, and Wei Hwang</i>	
Three-Transistor DRAM-Based Content Addressable Memory Design for Reliability and Area Efficiency .....	38
<i>Wei-Ning Hsu, Tsu-Hsin Wu, and Tsung-Chu Huang</i>	
Variability-Tolerant Binary Content Addressable Memory Cells .....	44
<i>Sheng-Ping Yong, Jin-Fu Li, and Yu-Jen Huang</i>	

## T3: 3D Memory Technology

Memory Repair by Die Stacking with through Silicon Vias .....	53
<i>Yung-Fa Chou, Ding-Ming Kwai, and Cheng-Wen Wu</i>	
3-D Content Addressable Memory Architectures .....	59
<i>Yong-Jyun Hu, Jin-Fu Li, and Yu-Jen Huang</i>	
Cost-Aware Lifetime Yield Analysis of Heterogeneous 3D On-chip Cache .....	65
<i>Balaji Vaidyanathan, Yu Wang, and Yuan Xie</i>	

## T4: Memory Modeling and Testing

Rapid and Accurate Timing Modeling for SRAM Compiler .....	73
<i>Yen-Yu Chen, Shi-Yu Huang, and Yi-Chung Chang</i>	
Modeling of SRAM Standby Current by Three-Parameter Lognormal Distribution .....	77
<i>Ding-Ming Kwai</i>	
On Distinguishing Process Corners for Yield Enhancement in Memory Compiler Generated SRAM .....	83
<i>Chia-Chi Hsiao and Hung-Ming Chen</i>	
Efficient DRAM Characterization Using Improved Searches, Branching and Automated Pattern Generation .....	88
<i>Joerg Vollrath and Marcin Gnat</i>	

## Author Index