

2009 International Symposium on Systems, Architectures, Modeling, and Simulation

(SAMOS 2009)

**Samos, Greece
20 - 23 July 2009**



**IEEE Catalog Number: CFP0952A-PRT
ISBN: 978-1-4244-4502-8**

Table of Contents

Keynotes

Mobile Visual Computing
Kari Pulli

“Slower than you think” – The Evolution of Processor and SoC Architectures
Grant Martin

Session IC1.1 RECONFIGURABLE SYSTEMS

| | |
|---|----|
| A Mixed Hardware-Software Approach to Flexible Artificial Neural Network Training on FPGA | 1 |
| <i>Ramón J. Aliaga, Rafael Gadea, Ricardo J. Colom, Joaquín Cerdá, Néstor Ferrando, and Vicente Herrero</i> | |
| High-speed FPGA-based Implementations of a Genetic Algorithm | 9 |
| <i>Michalis Vavouras, Kyprianos Papadimitriou, and Ioannis Papaefstathiou</i> | |
| OpenMP extensions for FPGA Accelerators | 17 |
| <i>Daniel Cabrera, Xavier Martorell, Georgi Gaydadjiev, Eduard Ayguade1, and Daniel Jiménez-González</i> | |
| High-Level Synthesis for the Design of FPGA-based Signal Processing Systems | 25 |
| <i>Emmanuel Casseau and Bertrand Le Gal</i> | |

Session IC1.2 Instruction Scheduling and Microarchitecture Optimizations

| | |
|---|----|
| Instruction Scheduling for VLIW Processors Under Variation Scenario | 33 |
| <i>Nayan V. Mujadiya</i> | |
| A Physical-Level Study of the Compacted Matrix Instruction Scheduler for Dynamically-Scheduled Superscalar Processors | 41 |
| <i>Elham Safi, Andreas Moshovos, and Andreas Veneris</i> | |
| Instruction-based Reuse-Distance Prediction for Effective Cache Management | 49 |
| <i>Pavlos Petoumenos, Georgios Keramidas, and Stefanos Kaxiras</i> | |

Session IC2.1 Simulation and Emulation Techniques

| | |
|---|----|
| Adaptive Simulation Sampling Using An Autoregressive Framework | 59 |
| <i>Sharookh Daruwalla, Resit Sendag, and Joshua Yi</i> | |
| An Emulation-Based Real-Time Power Profiling Unit for Embedded Software | 67 |
| <i>Andreas Genser, Christian Bachmann, Josef Haid, Christian Steger, and Reinhold Weiss</i> | |
| A Timed HW/SW Coemulation Technique for Fast Yet Accurate System Verification | 74 |
| <i>Hoeseok Yang, Youngmin Yi, and Soonhoi Ha</i> | |
| RETHROTTLE: Execution Throttling in the REDEFINE SoC Architecture | 82 |
| <i>A. N. Satrawala and S. K. Nandy</i> | |

Session IC2.2 Multiprocessor Modeling and Evaluation

| | |
|---|----|
| Generation and Calibration of Compositional Performance Analysis Models for Multi-Processor Systems | 92 |
| <i>Wolfgang Haid, Matthias Keller, Kai Huang, Iuliana Bacivarov, and Lothar Thiele</i> | |

| | |
|---|-----|
| Performance Evaluation of Concurrently Executing Parallel Applications on Multi-Processor Systems | 100 |
| <i>Ahsan Shabbir, Akash Kumar, Bart Mesman, and Henk Corporaal</i> | |

| | |
|--|-----|
| Manycore Performance Analysis using Timed Configuration Graphs | 108 |
| <i>Jerker Bengtsson and Bertil Svensson</i> | |

| | |
|--|-----|
| Multi-processor System-on-Chip Design Space Exploration based on Multi-level Modeling Techniques | 118 |
| <i>Giovanni Mariani, Gianluca Palermo, Cristina Silvano, and Vittorio Zaccaria</i> | |

Session IC3.1 Multiprocessor Communication and Synchronization

| | |
|--|-----|
| Hardware-Based Synchronization Framework for Heterogeneous RISC/Coprocessor Architectures .. | 125 |
| <i>Holger Flatt, Ingo Schmädecke, Michael Kärgel, Holger Blume, and Peter Pirsch</i> | |

| | |
|--|-----|
| Synchronization on Heterogeneous Multiprocessor Systems | 133 |
| <i>Mayan Moudgill, Vitaly Kalashnikov, Murugappan Senthilvelan</i> | |

| | |
|---|-----|
| Inter-Task Communication via Overlapping Read and Write Windows for Deadlock-Free Execution of Cyclic Task Graphs | 140 |
| <i>Tjerk Bijlsma, Marco J.G. Bekooij, and Gerard J.M. Smit</i> | |

| | |
|--|-----|
| FPGA Implementation of a Configurable Cache/Scratchpad Memory with Virtualized User-Level RDMA Capability | 149 |
| <i>George Kalokerinos, Vassilis Papaefstathiou, George Nikiforos, Stamatis Kavadias, Manolis Katevenis, Dionisis Pnevmatikatos, and Xiaojun Yang</i> | |

Session IC3.2 DSP Architectures and Implementations

| | |
|--|-----|
| High-Throughput Flexible Constraint Length Viterbi Decoders on De Bruijn, Shuffle-Exchange and Butterfly Connected Architectures | 157 |
| <i>Ganesh Garga, David Guevorkian, S.K. Nandy, and H.S. Jamadagni</i> | |

| | |
|--|-----|
| Novel Energy-Efficient Scalable Soft-Output SSFE MIMO Detector Architectures | 165 |
| <i>Robert Fasthuber, Min Li, David Novo, Praveen Raghavan, Liesbet Van Der Perre, Francky Catthoor</i> | |

| | |
|--|-----|
| Customizing Wide-SIMD Architectures for H.264 | 172 |
| <i>Sangwon Seo, Mark Woh, Scott Mahlke, Trevor Mudge, Vijay Sundaram, and Chaitali Chakrabarti</i> | |

| | |
|--|-----|
| Parallel Implementation of Convolution Encoder for Software Defined Radio on DSP Architecture .. | 180 |
| <i>Jui-Chieh Lin, Chu Yu, Mao-Hsu Yen, Pao-Ann Hsiung, Sao-Jie Chen, and Yu Hen Hu</i> | |

Author Index