

2009 IEEE International Conference on 3D System Integration

(3DIC 2009)

**San Francisco, California
28 – 30 September 2009**



**IEEE Catalog Number: CFP09DIC-PRT
ISBN: 978-1-4244-4511-0**

TABLE OF CONTENTS

First Integration of Cu TSV Using Die-to-Wafer Direct Bonding and Planarization	1
<i>P. Leduc, M. Assous, L. Di. Cioccio, M. Zussy, T. Signamarcheix, A. Roman, M. Rousseau, S. Verrun, L. Bally, D. Bouchu, L. Cadix, A. Farcy, N. Sillon</i>	
Heterogeneous Integration Technology for MEMS-LSI Multi-Chip Module	6
<i>K. W. Lee, S. Kanno, Y. Ohara, K. Kiyoyama, J. C. Bea, T. Fukushima, T. Tanaka, M. Koyanagi</i>	
3D Stacked IC Demonstrator Using Hybrid Collective Die-to-Wafer Bonding with Copper through Silicon Vias (TSV)	12
<i>J. Van Olmen, J. Coenen, W. Dehaene, K. De Meyer, C. Huyghebaert, A. Jourdain, G. Katti, A. Mercha, M. Rakowski, M. Stucchi, Y. Travaly, E. Beyne, B. Swinnen</i>	
3D Integrated Circuits for Lab-on-Chip Applications	17
<i>S. J. Dickerson, S. P. Levitan, D. M. Chiarulli</i>	
Comparative Analysis of Two 3D Integration Implementations of a SAR Processor	25
<i>T. Thorolfsson, S. Melamed, G. Charles, P. D. Franzon</i>	
Developments of Novel Vertically Integrated Pixel Sensors in the High Energy Physics Community	29
<i>M. Demarteau, Y. Arai, H. G. Moser, V. Re</i>	
Development of Functionally Innovative 3D-Integrated Circuit (Dream Chip) Technology	36
<i>M. Kada</i>	
3-D Memory Organization and Performance Analysis for Multi-processor Network-On-Chip Architecture	42
<i>A. Yemane Weldezion, Z. Lu, R. Weerasekera, H. Tenhunen</i>	
Effect of Resistance of TSVs on Performance of Boost Converter for Low Power 3D SSD with NAND Flash Memories	49
<i>T. Yasufuku, K. Ishida, S. Miyamoto, H. Nakai, M. Takamiya, T. Sakurai, K. Yakeuchi</i>	
Miniature Wireless Activity Monitor Using 3D System Integration	53
<i>R. Van Doremalen, P. Van Engen, W. Jachems, P. Eindhoven, S. Cheng, T. Fritzsche, W. De Raedt</i>	
Modelling of Through Silicon Via RF Performance and Impact on Signal Transmission in 3D Integrated Circuits	60
<i>L. Cadix, A. Farcy, C. Bermond, C. Fuchs, P. Leduc, M. Rousseau, M. Assous, A. Valentian, J. Roullard, E. Eid, N. Sillon, B. Flechet, P. Ancey</i>	
IC-Package Co-design and Analysis for 3D-IC Designs	67
<i>T. Whipple, T. Kukal, K. Felton, V. Gerousis</i>	
Development of Feed-Forward Design System for Rapid SiP Design	73
<i>T. Mizukusa, T. Nagano, Y. Shimizu, K. Sakata, K. Kato</i>	
Automated PathFinding Tool Chain for 3D-Stacked Integrated Circuits: Practical Case Study	77
<i>D. Milojevic, T. E. Carlson, K. Croes, R. Radojic, D. F. Ragett, D. Seynhaeve, F. Angiolini, G. Van der Plas, P. Morchal</i>	
3D Optical Networks-on-chip (NoC) for Multiprocessor Systems-on-chip (MPSoC)	83
<i>Y. Ye, L. Duan, J. Xu, J. Ouyang, M. K. Hung, Y. Xie</i>	
The Benefits of 3D Networks-on-Chip as Shown With LDPC Decoding	89
<i>C. Mineo, W. R. Davis</i>	
A Tileable Switch Module Architecture for Homogeneous 3D FPGAs	97
<i>S. A. Razavi, M. S. Zamani, K. Bazargan</i>	
A Parallel ADC for High-Speed CMOS Image Processing System with 3D Structure	101
<i>K. Kiyoyama, Y. Ohara, K. W. Lee, Y. Yang, T. Fukushima, T. Tanaka, M. Koyanagi</i>	
A Capacitive Coupling Interface with High Sensitivity for Wireless Wafer Testing	105
<i>G. S. Kim, M. Takamiya, T. Sakurai</i>	
Evaluation of Energy-Recovering Interconnects for Low-Power 3D Stacked ICs	110
<i>P. Asimakopoulos, G. Van der plas, A. Yakovlev, P. Marchal</i>	
Architectural Evaluation of 3D Stacked RRAM Caches	115
<i>D. L. Lewis, H. H. S. Lee</i>	
Through-Silicon via (TSV)-induced Noise Characterization and Noise Mitigation using Coaxial TSVs	119
<i>N. H. Khan, S. M. Alam, S. Hassoun</i>	
Influence of 3D Integration on 2D Interconnections and 2D Self Inductors HF Properties	126
<i>J. Roullard, S. Capraro, T. Lacrevez, L. Cadix, E. Eid, A. Farcy, B. Flechet</i>	
Impacts of Though-DRAM Vias in 3D Processor-DRAM Integrated Systems	132
<i>Q. Wu, K. Rose, J. Q. Lu, T. Zhang</i>	

3-D Thin Chip Integration Technology - From Technology Development to Application	138
<i>T. Fritzsche, R. Mrobo, T. Baumgartner, M. Toepper, M. Klein, J. Wolf, B. Wunderle, H. Reichl</i>	
Impact of 3D Design Choices on Manufacturing Cost	146
<i>D. Velenis, M. Stucchi, E. J. Marinissen, B. Swinnen, E. Beyne</i>	
Evolution of Bond Technology to Hybridized Process Flows	151
<i>S. Farrens, W. B. Division</i>	
TSV Metrology and Inspection Challenges	155
<i>Y. Travaly, J. V. Olmen, R. C. Teixeira, J. Vaes, M. van Cauwenbergh, A. Jourdain, G. Verbinnen, G. Marcuccilli, G. Florence, S. Wolfing, C. Pelissier, H. Zhang, J. Sinha, A. Machura, I. Malik</i>	
3D Interconnects for Dense Die Stack Packages	159
<i>L. Mirkarimi, M. Huynh, P. Savalia, V. Oganessian</i>	
A Review of Wafer Bonding Materials and Characterizations to Enable Wafer Thinning, Backside Processing, and Laser Dicing	164
<i>G. Williams, P. Ohara, J. Moore, B. Gordon, J. Rose</i>	
SrTiO₃ Thin Film Decoupling Capacitors on Si Interposers for 3D System Integration	165
<i>K. Takemura, k. Kikuchi, C. Ueda, K. Baba, M. Aoyagi, K. Otsuka</i>	
Through Silicon via (TSV) Defect/Pinhole Self Test Circuit for 3D-IC	170
<i>M. Tsai, A. Klooz, A. Leonard, J. Appel, P. Franzon</i>	
Thermal Analysis for a SiGe HBT 40 Watt 32 GHz Clock 3D Memory Processor Chip Stack using Diamond Heat Spreader Layers	178
<i>J. F. McDonald, O. Erdogan, P. Jacobs, P. Belemjian, A. Gutin, A. Zia, M. Chu, J. W. Kim, R. Clarke, N. Desimone, S. Liu, R. P. Kraft</i>	
Thermotropic Liquid Crystalline Polyimides Toward High Heat Conducting Materials for 3D Chip Stack	185
<i>T. Murase, H. Aikyou, F. Mizutani, Y. Shoji, T. Higashihara, M. Ueda</i>	
Micro-Raman Spectroscopy Analysis and Capacitance - Time (C-t) Measurement of Thinned Silicon Substrates for 3D Integration	189
<i>J. C. Bea, M. Murugesan, Y. Ohara, A. Noriki, H. Kino, K. W. Lee, T. Fukushima, T. Tanaka, M. Koyanagi</i>	
Arithmetic Unit Design Using 180nm TSV-based 3D Stacking Technology	194
<i>J. Ouyang, G. Sun, Y. Chen, L. Duan, T. Zhang, Y. Xie, M. J. Irwin</i>	
Evaluation of Fine Grain 3-D Integrated Arithmetic Units	198
<i>R. Egawa, J. Tada, H. Kobayashi, G. Goto</i>	
Technology Impact Analysis for 3D TCAM	206
<i>E. Chu Oh, P. D. Franzon</i>	
3D Integration Technology for 3D Stacked Retinal Chip	211
<i>Y. Kaiho, Y. Ohara, H. Takeshita, K. Kiyouama, K. W. Lee, T. Tanaka, M. Koyanagi</i>	
3D Integration Technology for Set-Top Box Application	215
<i>D. Henry, S. Cheramy, J. Charbonnier, P. Chausse, M. Neyret, C. B. Manquat, S. Verrun, N. Sillon, L. Bonnot, X. Gagnard, E. Saugier</i>	
A Route Towards Production-Worthy 5um x 25 um and 1 um x 20 um non - Bosch through-silicon-via (TSV) etch, TSV Metrology, and TSV Integration	222
<i>W. H. Teh, R. Caramto, J. Qureshi, S. Arkalgud, M. Obrien, T. Gilday, K. Maekawa, T. Saito, K. Maruyama, T. Chidambaram, W. Wang, D. Marx, D. Grant, R. Dudley</i>	
Die Stacking using 3D-Wafer Level Packaging Copper/Polymer Through-Si via Technology and Cu/Sn Interconnect Bumping	227
<i>Y. Civile, D. S. Tezcan, H. G. G. Philipsen, P. Jaenen, R. Agarwal, F. Duval, P. Soussan, Y. Travaly, E. Beyne</i>	
Impact of Parameter Accuracy on 3D Design	231
<i>A. Beece, K. Rose, T. Zhang, J. Q. Lu</i>	
A Routerless System Level Interconnection Network for 3D Integrated Systems	238
<i>K. Ireland, D. Chiarulli, S. Levitan</i>	
Delay Analysis and Design Exploration for 3D SRAM	244
<i>X. Chen, W. R. Davis</i>	
Advanced 3D Chip Stack Process for Thin Dies with Fine Pitch Bumps using Pre-applied Inter Chip Fill	248
<i>A. Horibe, F. Yamada</i>	
Wafer-Scale 3D Integration of InGaAs Image Sensors with Si Readout Circuits	252
<i>C. L. Chen, D. R. Yost, J. M. Knecht, D. C. Chapman, D. C. Oakley, L. J. Mahoney, J. P. Donnelly, A. M. Soares, V. Suntharalingam, R. Berger, V. Bolkhovsky, W. Hu, B. D. Wheeler, C. L. Keast, D. C. Shaver</i>	
Wet-Process Deposition of TSV Liner and Metal Films	256
<i>C. Truzzi, F. Raynal, V. Mevellec</i>	
Fabrication and Packaging of Microbump Interconnections for 3D TSV	262
<i>S. W. Yoon, J. H. Ku, N. Suthiwongsunthorn, P. C. Marimuthu, F. Carson</i>	

Advanced Wafer Bonding Solutions for TSV Integration with Thin Wafers	267
<i>B. Kim, T. Matthias, M. Wimplinger, P. Lindner</i>	
Etch, Dielectrics and Metal Barrier-Seed for Low Temperature Through-Silicon via Processing	273
<i>K. Buchanan, S. Burgess, K. Giles, M. Muggeridge, H. Zhao</i>	
Chip-to-Chip Communication Based on Capacitive Coupling	277
<i>R. Cardu, M. Scandiuzzo, S. Cani, L. Perugini, E. Franchi, R. Canegallo, R. Guerrieri</i>	
Thin Wafer Handling & Study of Temporary Wafer Bonding Materials and Processes	283
<i>J. Hermanowski</i>	
Predictive High Frequency Effects of Substrate Coupling in 3D Integrated Circuits Stacking	288
<i>E. Eid, T. Lacrevez, S. de Rivaz, C. Bermond, B. Flechet, F. Calmon, C. Gontrand, A. Farcy, L. Cadix, P. Ancey</i>	
Development of Wafer Thinning and Dicing Technology for Thin Wafer	294
<i>C. Miyazaki, H. Shimamoto, T. Uematsu, Y. Abe</i>	
Achieving Low Temperature Cu to Cu Diffusion Bonding with Self Assembly Monolayer (SAM) Passivation	298
<i>D. F. Lim, S. G. Singh, X. F. Ang, J. Wei, C. M. Ng, C. S. Tan</i>	
Thermal Resistance Measurements of Interconnections for a Three-Dimensional (3D) Chip Stack	303
<i>K. Matsumoto, S. Ibaraki, K. Sakuma, F. Yamada</i>	
Modeling and Evaluation for Electrical Characteristics of Through-Strata-Vias (TSVs) in Three-Dimensional Integration	308
<i>Z. Xu, A. Beece, K. Rose, T. Zhang, J. Q. Lu</i>	
Investigation and Comparison of Thermal Distribution in Synchronous and Asynchronous 3D ICs	317
<i>B. Hollosi, T. Zhang, R. S. P. Nair, Y. Xie, J. Di, S. Smith</i>	
Compact Modelling of Through-Silicon Vias (TSVs) in Three-Dimensional (3-D) Integrated Circuits	322
<i>R. Weerasekera, M. Grange, D. Pamunuwa, H. Tenhunen, L. R. Zheng</i>	
Electrical Modeling of Through Silicon and Package Vias	330
<i>T. Bandyopadhyay, R. Chatterjee, D. Chung, M. Swaminathan, R. Tummala</i>	
System-Level Comparison of Power Delivery Design for 2D and 3D ICs	338
<i>N. H. Khan, S. M. Alam, S. Hassoun</i>	
Physical Mapping and Performance Study of a Multi-Clock 3-Dimensional Network-On-Chip Mesh	345
<i>M. Grange, A. Y. Weldezion, D. Pamunuwa, R. Weerasekera, Z. Lu, A. Jantsch, D. Shippen</i>	
3D On-Chip Memory for the Vector Architecture	352
<i>Y. Funaya, R. Egawa, H. Takizawa, H. Kobayashi</i>	
Reliability Aspects of 3D-Oriented Heterogeneous Device Design Related to Stress Sensitivity of MOS Transistors	358
<i>G. Janczyk, T. Bieniek, J. Szynka, P. Grabiec</i>	
3D TSV Processes and its Assembly/Packaging Technology	364
<i>S. W. Yoon, D. W. Yang, J. H. Koo, M. Padmanathan, F. Carson</i>	
Wafer Thickness Sensor (WTS) For Etch Depth Measurement of TSV	369
<i>D. Marx, D. Grant, R. Dudley, A. Rudack, W. H. Teh</i>	
Low Cost of Ownership Scalable Copper Direct Bond Interconnect 3D IC Technology for Three Dimensional Integrated Circuit Applications	374
<i>P. Enquist, G. Fountain, C. Petteway, A. Hollingsworth, H. Grady</i>	
An Innovative Die to Wafer 3D Integration Scheme: Die to Wafer Oxide or Copper Direct Bonding with Planarised Oxide Inter-Die Filling	380
<i>L. Dicioccio, P. Gueguen, R. Taibi, T. Signamarcheix, L. Bally, L. Vandroux, M. Zussy, S. Verrun, J. Dechamp, P. Leduc, M. Assous, D. Bouchu, F. Crecy, L. L. Chapelon, L. Clavelier</i>	
Aluminum-Germanium Eutectic Bonding for 3D Integration	384
<i>F. Crnogorac, R. Birringer, R. Dauskardt, F. pease</i>	
10 um Fine Pitch Cu/Sn Micro-Bumps for 3-D Super-Chip Stack	389
<i>Y. Ohara, A. Noriki, K. Sakuma, K. W. Lee, M. Murugesan, J. Bea, F. Yamada, T. Fukushima, T. Tanaka, M. Koyanagi</i>	
Junction-level Thermal Extraction and Simulation of 3DICs	395
<i>S. Melamed, T. Thorolfsson, A. Srinivasan, E. Cheng, P. Franzon, R. Davis</i>	
Validation of The Porous-Medium Approach to Model Interlayer-Cooled 3D Chip Stacks	402
<i>T. Brunschwiler, S. Paredes, U. Drechsler, B. Michel</i>	
Impact of Thermal through Silicon via (TTSV) on the Temperature Profile of Multi-Layer 3-D Device Stack	412
<i>S. G. Singh, C. S. Tan</i>	
High Speed I/O and Thermal Effect Characterization of 3D Stacked ICs	416
<i>M. Groger, S. M. Harb, D. Morris, W. R. Eisenstadt, S. Puligundla</i>	
Electrical-Thermal Co-analysis for Power Delivery Networks in 3D System Integration	421
<i>J. Xie, D. Chung, M. Swaminathan, M. Mcallister, A. Deutsch, L. Jiang, B. J. Rubin</i>	

Ultralow Impedance Evaluation System of Wideband Frequency for Power Distribution Network of Decoupling Capacitor Embedded Substrates	425
<i>K. Kikuchi, K. takemura, C. Ueda, O. Shimada, T. Gomyo, Y. Takeuchi, T. Okubo, K. Baba, M. Aoyagi, T. Sudo, K. Otsuka</i>	
Material Improvement for Ultrathin-Wafer Handling in TSV Creation and PECVD Process	429
<i>A. Jouve, W. Hong, D. Blumenshine, J. Dachsteiner, R. Puligadda, D. Bai, J. Diaz, D. Henry</i>	
Development of a New Self-Assembled Die Bonder to Three-Dimensionally Stack Known Good Dies in Batch.....	434
<i>T. Fukushima, E. Iwata, T. Tanaka, M. Koyanagi</i>	
Design Tools for the 3D Roadmap.....	438
<i>L. Mcilrath, W. Ahmed, A. Yip</i>	
Robust Verification of 3D-ICs: Pros, Cons and Recommendations	442
<i>M. Hogan, D. Petranovic</i>	
Author Index	