

2009 1st IEEE Eastern European Conference on the Engineering of Computer Based Systems

(ECBS-EERC 2009)

**Novi Sad, Serbia
7-8 September 2009**



**IEEE Catalog Number: CFP09ECB-PRT
ISBN: 978-1-4244-4677-3**

2009 First IEEE Eastern European Conference on the Engineering of Computer Based Systems

ECBS-EERC 2009

Table of Contents

Conference Information

Model Driven Development

A Configurable UML Based Use Case Modeling Metamodel	1
<i>L'uboš Zelinka and Valentino Vranić</i>	
Incremental Type Checking in OCL Compilers	9
<i>Tamás Vajk, Gergely Mezei, and Tihamér Levendovszky</i>	
An Approach for Software/Hardware Co-design in Embedded Systems	19
<i>Zoltan Pele, Dušan Majstorović, and Mihajlo Katona</i>	

Product Line Architecture

A Variation Mechanism Based on Adaptive Object Model for Software Product Line of Brazilian Satellite Launcher	24
<i>Luciana Akemi Burgareli, Selma Shin Shimizu Melnikoff, and Mauricio G. Vieira Ferreira</i>	

ECBS Infrastructure I

An Approach to Instruction Set Compiled Simulator Development Based on a Target Processor C Compiler Back-End Design	32
<i>Miodrag Djukic, Nenad Cetic, Radovan Obradovic, and Miroslav Popovic</i>	
An Approach to Parallelization of Legacy Software	42
<i>Ilija Basiccevic, Sabina Jovanovic, Branislav Drapsin, Miroslav Popovic, and Vladislav Vrtunski</i>	

ECBS Infrastructure II

Advanced Hardware Architecture of a System of Interconnections in a Modern Commutation System	49
<i>Danko Miocinovic, Ivan Resetar, Miljan Cubrilo, and Mihajlo Katona</i>	
Computer Based Emulation of Power Electronics Hardware	56
<i>Dušan Majstorović, Zoltan Pele, Aleksandar Kovačević, and Nikola Čelanović</i>	
Hybrid Current Control Algorithm for Voltage Source Inverters	65
<i>Attila Kövári</i>	

Education / Training

Designing and Implementing International RSIC Engineering Curriculum	71
<i>Ondrej Rysavy, Miroslav Sveda, Andrew J. Kornecki, Thomas B. Hilburn, Wojciech Grega, Adam Pilat, and Jean-Marc Thiriet</i>	
Toward a Service-Oriented E-Learning Platform in Project Management	77
<i>Constanta-Nicoleta Bodea</i>	

System Assessment

Image Analysis System for Measuring the Thickness of Train Brakes	83
<i>Jungwon Hwang, HyunCheol Kim, Yeul-Min Baek, and Whoi-Yul Kim</i>	
Quality Assessment of D10 and DV25 Video Codecs for Broadcasting Purposes	88
<i>Ljubomir Jovanov, Ewout Vansteenkiste, Tom Beckers, Wim Ermens, and Wilfried Philips</i>	
Content Based Video Quality Assessment Platform	93
<i>Nemanja Lukić, Dragan Kukolj, Maja Pokrić, Zoran Marčeta, Miodrag Temerinac, and Vladimir Zlokolica</i>	

Test & Verification

A Simulation Environment for the On-Line Monitoring of a Fault Tolerant Flight Control Computer	100
<i>Marija Punt, Jovan Djordjevic, and Milo Tomasevic</i>	
Multiple Scenario Approach for Pre-Silicon Hardware/Software Co-Verification	110
<i>Mihajlo Katona, Dragan Djukaric, and Djordje Cvejanovic</i>	
Synthesizable SystemVerilog Assertions as a Methodology for SoC	120
<i>Ivan Kastelan and Zoran Krajacevic</i>	

Embedded Software

Software Based Video Improvement Implementation	128
<i>Nemanja Lukić, Istvan Papp, Zoran Marčeta, and Miodrag Temerinac</i>	

Security

Option Based Evaluation: Security Evaluation of IT Products Based on Options Theory	134
<i>Haider Abbas, Louise Yngström, and Ahmed Hemani</i>	

Poster Session I Abstracts

Fuzzy Clustering in Searching Through Information	142
<i>Nataša Glišović</i>	
A Concept of System Usability Assessment: System Attentiveness as the Measure of Quality	144
<i>Milan Z. Bjelica and Nikola Teslić</i>	
Sharing Private Data to Enhance and Enrich Services in Mobile Networks	146
<i>Petar Jovanović, Vladimir Kovačević, and Istvan Papp</i>	

Poster Session II Abstracts

Orthogonal Array and Virtualization as a Method for Configuration Testing Improvement	148
<i>Snežana Popović and Ljubomir Lazić</i>	
Video Processing Real-Time Algorithm Design Verification on Embedded System for HDTV	150
<i>Vladimir Zlokolica, Radmila Uzelac, Goran Miljkovic, Tomislav Maruna, Miodrag Temerinac, and Nikola Teslic</i>	
Digital Sound Projector Implementation and Verification within DTV Embedded System	152
<i>Teodora Petrović and Dragan Samardžija</i>	
Partitioning DSP Applications on a Multi-core Architecture Based on Load Balancing	154
<i>Marija Tadic and Jelena Kovacevic</i>	

Author Index