

2009 IEEE 17th Symposium on Field-Programmable Custom Computing Machines

(FCCM 2009)

**Napa, California, USA
5-7 April 2009**



**IEEE Catalog Number: CFP09054-PRT
ISBN: 978-1-4244-4450-2**

2009 17th IEEE Symposium on Field Programmable Custom Computing Machines

FCCM 2009

Table of Contents

Conference Information

Session 1: Space and Scientific Applications

On-Orbit Flight Results from the Reconfigurable Cibola Flight Experiment Satellite (CFESat)	3
<i>Michael Caffrey, Keith Morgan, Diane Roussel-Dupre, Scott Robinson, Anthony Nelson, Anthony Salazar, Michael Wirthlin, William Howes, and Daniel Richins</i>	
Accelerating Cosmological Data Analysis with FPGAs	11
<i>Volodymyr V. Kindratenko and Robert J. Brunner</i>	
FPGA Design Analysis of the Clustering Algorithm for the CERN Large Hadron Collider	19
<i>Anthony Gregerson, Amin Farmahini-Farahani, Ben Buchli, Steve Naumov, Michail Bachtis, Katherine Compton, Michael Schulte, Wesley H. Smith, and Sridhara Dasu</i>	

Session 2: High Speed Application Acceleration

Accelerating Quadrature Methods for Option Valuation	29
<i>Anson H.T. Tse, David B. Thomas, and Wayne Luk</i>	
Accelerating SPICE Model-Evaluation using FPGAs	37
<i>Nachiket Kapre and André DeHon</i>	
FPGA Accelerated Simulation of Biologically Plausible Spiking Neural Networks	45
<i>David Thomas and Wayne Luk</i>	

Session 3: Reconfiguration

Generic Software Framework for Adaptive Applications on FPGAs	55
<i>Suhaib A. Fahmy, Jörg Lotze, Juanjo Noguera, Linda Doyle, and Robert Esser</i>	
Block, Drop or Roll(back): Alternative Preemption Methods for RH Multi-Tasking	63
<i>Kyle Rupnow, Wenyin Fu, and Katherine Compton</i>	
Size-Reconfiguration Delay Tradeoffs for a Class of DSP Blocks in Multi-mode Communication Systems	71
<i>Amir Hossein Gholamipour, Hamid Eslami, Ahmed Eltawil, and Fadi Kurdahi</i>	

Session 4: Search Applications

CAAD BLASTP: NCBI BLASTP Accelerated with FPGA-Based Accelerated Pre-Filtering	81
<i>Jin H. Park, Yunfei Qiu, and Martin C. Herbordt</i>	
RC-BLASTn: Implementation and Evaluation of the BLASTn Scan Function	88
<i>Siddhartha Datta, Parag Beeraka, and Ron Sass</i>	
Multi-Core Architecture on FPGA for Large Dictionary String Matching	96
<i>Qingbo Wang and Viktor K. Prasanna</i>	
Memory-Efficient Pipelined Architecture for Large-Scale String Matching	104
<i>Yi-Hua Edward Yang and Viktor K. Prasanna</i>	

Session 5: Reconfigurable Architectures

A Massively Parallel FPGA-Based Coprocessor for Support Vector Machines	115
<i>Srihari Cadambi, Igor Durdanovic, Venkata Jakkula, Murugan Sankaradass, Eric Cosatto, Srimat Chakradhar, and Hans Peter Graf</i>	
Application Specific Customization and Scalability of Soft Multiprocessors	123
<i>Deepak Unnikrishnan, Jia Zhao, and Russell Tessier</i>	
Benchmarking Reconfigurable Architectures in the Mobile Domain	131
<i>Peter Jamieson, Tobias Becker, Wayne Luk, Peter Y.K. Cheung, Tero Rissa, and Teemu Pitkänen</i>	

Session 6: Image Processing

Optical Flow on the Ambric Massively Parallel Processor Array (MPPA)	141
<i>Brad Hutchings, Brent Nelson, Stephen West, and Reed Curtis</i>	
Real-Time Fisheye Lens Distortion Correction Using Automatically Generated Streaming Accelerators	149
<i>Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, and Dan Linzmeier</i>	
FPGA-based Monte Carlo Computation of Light Absorption for Photodynamic Cancer Therapy	157
<i>Jason Luu, Keith Redmond, William Lo, Paul Chow, Lothar Lilge, and Jonathan Rose</i>	

Session 7: Networking and Numerical Applications

Scalable High Throughput and Power Efficient IP-Lookup on FPGA	167
<i>Hoang Le and Viktor K. Prasanna</i>	
Architectural Comparison of Instruments for Transaction Level Monitoring of FPGA-Based Packet Processing Systems	175
<i>Paul Edward McKechnie, Michaela Blott, and Wim A. Vanderbauwhede</i>	
A Fine-grained Pipelined Implementation of the LINPACK Benchmark on FPGAs	183
<i>Guiming Wu, Yong Dou, Yuanwu Lei, Jie Zhou, Miao Wang, and Jingfei Jiang</i>	

Session 8: Discrete Applications

Compact and Flexible Microcoded Elliptic Curve Processor for Reconfigurable Devices	193
<i>Samuel Antão, Ricardo Chaves, and Leonel Sousa</i>	
Non-Preconditioned Conjugate Gradient on Cell and FPGA Based Hybrid Supercomputer Nodes	202
<i>David DuBois, Andrew DuBois, Thomas Boorman, and Carolyn Connor</i>	
More Flops or More Precision? Accuracy Parameterizable Linear Equation Solvers for Model Predictive Control	209
<i>Antonio Roldao-Lopes, Amir Shahzad, George A. Constantinides, and Eric C. Kerrigan</i>	

Short Papers

In-situ FPGA Debug Driven by On-Board Microcontroller	219
<i>Zachary K. Baker and Joshua S. Monson</i>	
Exploiting Matrix Symmetry to Improve FPGA-Accelerated Conjugate Gradient	223
<i>Jason D. Bakos and Krishna K. Nagar</i>	
Accelerating the Gauss-Seidel Power Flow Solver on a High Performance Reconfigurable Computer	227
<i>Jong-Ho Byun, Arun Ravindran, Arindam Mukherjee, Bharat Joshi, and David Chassin</i>	
Evaluation of Static Analysis Techniques for Fixed-Point Precision Optimization	231
<i>Jason Cong, Karthik Gururaj, Bin Liu, Chunyue Liu, Zhiru Zhang, Sheng Zhou, and Yi Zou</i>	
A Packet Generator on the NetFPGA Platform	235
<i>G. Adam Covington, Glenn Gibb, John W. Lockwood, and Nick Mckeown</i>	
Shared Memory Cache Organizations for Reconfigurable Computing Systems	239
<i>Philip Garcia and Katherine Compton</i>	
Exploiting Partially Reconfigurable FPGAs for Situation-Based Reconfiguration in Wireless Sensor Networks	243
<i>Rafael Garcia, Ann Gordon-Ross, and Alan D. George</i>	

Efficient Mapping of Hardware Tasks on Reconfigurable Computers Using Libraries of Architecture Variants	247
<i>Miaoqing Huang, Vikram K. Narayana, and Tarek El-Ghazawi</i>	
Minimizing Internal Fragmentation by Fine-Grained Two-Dimensional Module Placement for Runtime Reconfigurable Systems	251
<i>Dirk Koch, Christian Beckhoff, and Jürgen Teich</i>	
Acceleration and Energy Efficiency of a Geometric Algebra Computation using Reconfigurable Computers and GPUs	255
<i>Holger Lange, Florian Stock, Andreas Koch, and Dietmar Hildenbrand</i>	
FPGA Floating Point Datapath Compiler	259
<i>Martin Langhammer and Tom VanCourt</i>	
A Parameterized Stereo Vision Core for FPGAs	263
<i>Stephen Longfield Jr. and Mark L. Chang</i>	
FPGA Implementation of a Single-Precision Floating-Point Multiply-Accumulator with Single-Cycle Accumulation	267
<i>Arun Paidimarri, Alessandro Cevrero, Philip Brisk, and Paolo Ienne</i>	
AIREN: A Novel Integration of On-Chip and Off-Chip FPGA Networks	271
<i>Andrew G. Schmidt, William V. Kritikos, Rahul R. Sharma, and Ron Sass</i>	
IMORC: Application Mapping, Monitoring and Optimization for High-Performance Reconfigurable Computing	275
<i>Tobias Schumacher, Christian Plessl, and Marco Platzner</i>	
Optimal Placement-aware Trace-Based Scheduling of Hardware Reconfigurations for FPGA Accelerators	279
<i>Joon Edward Sim, Weng-Fai Wong, and Jürgen Teich</i>	
Employment of Reduced Precision Redundancy for Fault Tolerant FPGA Applications	283
<i>Margaret A. Sullivan, Herschel H. Loomis, and Alan A. Ross</i>	
High-End Reconfigurable Systems for Fast Windows' Password Cracking	287
<i>Kostas Theoharoulis, Charalampos Manifavas, and Ioannis Papaefstathiou</i>	
Application Experiments: MPPA and FPGA	291
<i>Philip Top and Maya Gokhale</i>	
FPGA Implementation of the Interior-Point Algorithm with Applications to Collision Detection	295
<i>Chih-Hung Wu, Seda Ogrenci Memik, and Sanjay Mehrotra</i>	
Design Exploration for FPGA-Based Multiprocessor Architecture: JPEG Encoding Case Study	299
<i>Jason Wu, John Williams, Neil Bergmann, and Peter Sutton</i>	
An FPGA Implementation for Solving Least Square Problem	303
<i>Depeng Yang, Gregory D. Peterson, Husheng Li, and Junqing Sun</i>	

Author Index