

# **2009 IEEE Workshop on Signal Processing Systems**

**(SiPS 2009)**

**Tampere, Finland  
7-9 October 2009**



**IEEE Catalog Number: CFP09SIG-PRT**  
**ISBN: 978-1-4244-4334-5**

## SiPS 2009 Technical Papers

<b>Sparse Severe Error Removal in OFDM Demodulators for Erasure Channels</b> <i>Renfei Liu and Keshab K. Parhi</i> University of Minnesota, Twin Cities, USA	1
<b>A Novel Circulant Approximation Method for Frequency Domain LMMSE Equalization</b> <i>Clemens Buchacher<sup>1</sup>, Joachim Wehinger<sup>1</sup>, and Mario Huemer<sup>2</sup></i> <sup>1</sup> Infineon Technologies AG, Germany, <sup>2</sup> Klagenfurt University, Austria	7
<b>Multi-Level Modulation Soft-Decision Demapper for DVB-S2</b> <i>Jang Woong Park<sup>1</sup>, Myung Hoon Sunwoo<sup>1</sup>, Pan Soo Kim<sup>2</sup>, and Dae-Ig Chang<sup>2</sup></i> <sup>1</sup> Ajou Univ., South Korea, <sup>2</sup> ETRI, South Korea	13
<b>Design of Rotated QAM Mapper/Demapper for the DVB-T2 Standard</b> <i>Meng Li, Charbel Abdel Nour, Christophe Jego, and Catherine Douillard</i> Telecom Bretagne, France	18
<b>Register File Exploration for a Multi-Standard Wireless Forward Error Correction ASIP</b> <i>Praveen Raghavan and Francky Catthoor</i> IMEC vzw and KULeuven, Belgium	24
<b>Implementation of the W-CDMA Cell Search on a MPSoC Designed for Software Defined Radios</b> <i>Fabio Garzia<sup>1</sup>, Roberto Airoidi<sup>1</sup>, Tapani Ahonen<sup>1</sup>, Dragomir Milojevic<sup>2</sup>, and Jari Nurmi<sup>1</sup></i> <sup>1</sup> Tampere Univ. Tech., Finland, <sup>2</sup> Université Libre de Bruxelles, Belgium	30
<b>Two-Parallel Concatenated BCH Super-FEC Architecture for 100-Gb/s Optical Communications</b> <i>Sangho Yoon<sup>1</sup>, Hanho Lee<sup>1</sup>, Kihoon Lee<sup>1</sup>, Chang-Seok Choi<sup>1</sup>, Jongyoon Shin<sup>2</sup>, Jongho Kim<sup>2</sup>, and Je-Soo Ko<sup>2</sup></i> <sup>1</sup> Inha University, South Korea, <sup>2</sup> ETRI, South Korea	36
<b>Low-Power Implementation of a High-Throughput LDPC Decoder for IEEE 802.11n Standard</b> <i>Junho Cho<sup>1</sup>, Naresh Shanbhag<sup>2</sup>, and Wonyong Sung<sup>1</sup></i> <sup>1</sup> Seoul National University, South Korea, <sup>2</sup> University of Illinois at Urbana-Champaign, USA	40
<b>Low-Complexity Frame-Size Down-Scaling Integrated With IDCT</b> <i>Meng-Lin Hsia, Chih-Feng Tseng, Meng-Hsuan Chan, and Oscar Tzyh-Chiang Chen</i> National Chung Cheng University, Taiwan	46
<b>Is The Differential Frequency-Based Attack Effective Against Random Delay Insertion?</b> <i>Yingxi Lu<sup>1</sup>, Keanhong Boey<sup>1</sup>, Maire O'Neill<sup>1</sup>, John McCanny<sup>1</sup>, and Akashi Satoh<sup>2</sup></i> <sup>1</sup> Queen's University Belfast, UK, <sup>2</sup> National Institute of Advanced Industrial Science and Technology, Japan	51
<b>Approximating Sine Functions Using Variable-Precision Taylor Polynomials</b> <i>Claudio Brunelli, Heikki Berg, and David Guevorkian</i> Nokia Research Center, Helsinki, Finland	57
<b>Reducing Processor Energy Consumption by Compiler Optimization</b> <i>Vladimír Guzma, Teemu Pitkänen, Pertti Kellomäki, and Jarmo Takala</i> Tampere Univ. Tech., Finland	63

<b>Hardware Reduction Methodology for 2-Dimensional Kurtotic Fast ICA Based on Algorithmic Analysis and Architectural Symmetry</b>	69
<i>Amit Acharyya, Koushik Maharatna, and Bashir M. Al-Hashimi</i>	
University of Southampton, UK	
<b>Parallel Object Detection on Heterogeneous Multicore Platforms</b>	75
<i>Shin-Kai Chen, Tay-Jyi Lin, and Chih-Wei Liu</i>	
National Chiao Tung University, Taiwan	
<b>Reconfigurable Video Decoder With Transform Acceleration</b>	81
<i>Lassi Nurmi, Perttu Salmela, Pertti Kellomäki, Pekka Jääskeläinen, and Jarmo Takala</i>	
Tampere Univ. Tech., Finland	
<b>SIMD Processor Based Implementation of Recursive Filtering Equations</b>	87
<i>Jaewoo Ahn, Hoseok Chang, Junho Cho, and Wonyong Sung</i>	
Seoul National University, Korea	
<b>An Adaptive Fast Multiple Reference Frame Selection Algorithm for H.264/AVC Using Reference Region Data</b>	93
<i>Kangjun Lee<sup>1</sup>, Gwanggi Jeon<sup>1</sup>, Rafael Falcon<sup>2</sup>, Changwoo Ha<sup>1</sup>, and Jechang Jeong<sup>1</sup></i>	
<sup>1</sup> Hanyang University, South Korea, <sup>2</sup> University of Ottawa, Canada	
<b>A Early Block Type Decision Method for Intra Prediction in H.264/AVC</b>	97
<i>Jungho Do, Sangkwon Na, and Chong-Min Kyung</i>	
KAIST, South Korea	
<b>Design of an Interlayer Deblocking Filter Architecture for H.264/SVC Based on a Novel Sample-Level Filtering Order</b>	102
<i>Guilherme Corrêa<sup>1</sup>, Thaísa Silva<sup>2</sup>, Luís A. Cruz<sup>3</sup>, and Luciano Agostini<sup>1</sup></i>	
<sup>1</sup> UFPEL, Brazil, <sup>2</sup> UFRGS, Brazil, <sup>3</sup> University of Coimbra, Portugal	
<b>Fast Pipeline Schedule for an H.264 Intra Frame Encoder With Early Termination</b>	109
<i>Young-Joon Jo, Jin-Su Jung, and Hyuk-Jae Lee</i>	
Seoul National University, South Korea	
<b>Architectural Support for the Orchestration of Fine-Grained Multiprocessing for Portable Streaming Applications</b>	115
<i>Jani Boutellier<sup>1</sup>, Alessandro Cevrero<sup>2</sup>, Philip Brisk<sup>2</sup>, and Paolo Ienne<sup>2</sup></i>	
<sup>1</sup> University of Oulu, Finland, <sup>2</sup> École Polytechnique Fédérale de Lausanne, Switzerland	
<b>FPGA Architecture for 2D Fast Fourier Transform Based on 2D Decomposition for Large-Sized Data</b>	121
<i>Jung Sub Kim<sup>1</sup>, Chi-Li Yu<sup>2</sup>, Lanping Deng<sup>2</sup>, Srinidhi Kestur<sup>1</sup>, Vijaykrishnan Narayanan<sup>1</sup>, and Chaitali Chakrabarti<sup>2</sup></i>	
<sup>1</sup> Pennsylvania State University, USA, <sup>2</sup> Arizona State University, USA	
<b>Rank Metric Decoder Architectures for Noncoherent Error Control in Random Network Coding</b>	127
<i>Ning Chen, Maximilien Gadouleau, and Zhiyuan Yan</i>	
Lehigh University, USA	
<b>System Level DSP Synthesis Using Voltage Overscaling, Unequal Error Protection &amp; Adaptive Quality Tuning</b>	133
<i>Georgios Karakonstantis, Debabrata Mohapatra, and Kaushik Roy</i>	
Purdue University, USA	

<b>Loop Scheduling With Memory Access Reduction under Register Constraints for DSP Applications</b>	139
<i>Meng Wang, Duo Liu, Yi Wang, and Zili Shao</i> The HK Polytechnic University	
<b>Interface-Based Hierarchy for Synchronous Data-Flow Graphs</b>	145
<i>Jonathan Piat<sup>1</sup>, Shuvra Bhattacharyya<sup>2</sup>, and Mickaël Raulet<sup>1</sup></i> <sup>1</sup> IETR/INSA, Rennes, France, <sup>2</sup> Univ. Maryland, College Park, MD, USA	
<b>Power-Aware Evaluation Flow for Digital Decimation Filter Architectures for High-Speed ADCs</b>	151
<i>David Novo, Robert Fasthuber, Praveen Raghavan, Andre Bourdoux, Min Li, Liesbet Van der Perre, and Francky Catthoor</i> IMEC and KULeuven, Belgium	
<b>Locally Adaptive Speckle Noise Reduction Using Maximum A Posteriori Estimation Based on Maxwell Distribution</b>	157
<i>Sung Gug Kim, Yoo Shin Kim, and Il Kyu Eom</i> Pusan National University, South Korea	
<b>Hybridkernel: Preemptive Kernel With Event-Driven Extension for Resource Constrained Wireless Sensor Networks</b>	161
<i>Teemu Laukkarinen, Ville A. Kaseva, Jukka Suhonen, Timo D. Hämäläinen, and Marko Hännikäinen</i> Tampere Univ. Tech., Finland	
<b>Morphable DPU: Smart and Efficient Data Path for Signal Processing Applications</b>	167
<i>Muhammad Ali Shami and Ahmed Hemani</i> Royal Institute of Technology, Sweden	
<b>Configurable High-Performance Video Platform Using Multiple RISC Clusters Connected With Separated Data and Control Networks</b>	173
<i>Daewoong Kim, Kilhyung Cha, Soonwoo Choi, and Soo-Ik Chae</i> Seoul National University, South Korea	
<b>High-Speed Area-Efficient Versatile Reed-Solomon Decoder Design for Multi-Mode Applications</b>	179
<i>Bo Yuan<sup>1</sup>, Li Li<sup>1</sup>, and Zhongfeng Wang<sup>2</sup></i> <sup>1</sup> Nanjing University, P.R. China, <sup>2</sup> Broadcom Corporation, USA	
<b>Low-Power Pre-Decoding Based Viterbi Decoder for Tail-Biting Convolutional Codes</b>	185
<i>Rami Abdallah<sup>1</sup>, Seok-Jun Lee<sup>2</sup>, Manish Goel<sup>2</sup>, and Naresh Shanbhag<sup>1</sup></i> <sup>1</sup> University of Illinois at Urbana Champaign, USA, <sup>2</sup> Texas Instruments, Dallas, TX, USA	
<b>CAC CODEC Designs Based on Numeral Systems</b>	191
<i>Xuebin Wu and Zhiyuan Yan</i> Lehigh University, USA	
<b>Robust Tree Construction and Maintenance for Global Time Synchronization Protocols in Wireless Sensor Networks</b>	197
<i>Ville Kaseva, Timo Hämäläinen, and Marko Hännikäinen</i> Tampere Univ. Tech., Finland	
<b>A New FPGA-Based Postprocessor Architecture for Channel Mismatch Correction of Time Interleaved ADCs</b>	202
<i>Asgar Abbaszadeh<sup>1</sup> and Khosrov Dabbagh-Sadeghipour<sup>2</sup></i> <sup>1</sup> East Azerbaijan Science and Technology Park, Iran, <sup>2</sup> University of Tabriz, Iran	

<b>Rectangular Constellation-Based Blind Equalization With Recursive Least-Squares Algorithm</b>	208
<i>Juuso Alhava and Markku Renfors</i>	
Tampere Univ. Tech., Finland	
<b>An Ultra Low-Power VAD Hardware Implementation for Intelligent Ubiquitous Sensor Networks</b>	214
<i>Hiroki Noguchi, Tomoya Takagi, Masahiko Yoshimoto, and Hiroshi Kawaguchi</i>	
Kobe University, Japan	
<b>Conflict Resolution for Pipelined Layered LDPC Decoders</b>	220
<i>Cédric Marchand<sup>1</sup>, Jean-Baptiste Doré<sup>2</sup>, Laura Conde-Canencia<sup>1</sup>, and Emmanuel Boutillon<sup>1</sup></i>	
<sup>1</sup> Université Européenne de Bretagne, Lorient, France, <sup>2</sup> NXP Semiconductors, Colombelles, France	
<b>A Channel-Adaptive Early Termination Strategy for LDPC Decoders</b>	226
<i>Yu-Hsin Chen, Yi-Ju Chen, Xin-Yu Shih, and An-Yeu Wu</i>	
National Taiwan University, Taiwan	
<b>Bidirectional Interleavers for LDPC Decoders Using Transmission Gates</b>	232
<i>Kevin Cushon, Warren Gross, and Shie Mannor</i>	
McGill University, Canada	
<b>An Improved Min-Sum Based Column-Layered Decoding Algorithm for LDPC Codes</b>	238
<i>Lin Jun<sup>1</sup>, Sha Jin<sup>1</sup>, Wang Zhongfeng<sup>2</sup>, and Li Li<sup>1</sup></i>	
<sup>1</sup> Nanjing University, P.R. China, <sup>2</sup> Broadcom Corporation, USA	
<b>A Novel Trace-Pipelined Binary Arithmetic Coder Architecture for JPEG2000</b>	243
<i>Min-Soo Rhu and In-Cheol Park</i>	
Korea Advanced Institute of Science and Technology (KAIST), South Korea	
<b>Software Designs of Image Processing Tasks With Incremental Refinement of Computation</b>	249
<i>Davide Anastasia and Yiannis Andreopoulos</i>	
University College London, UK	
<b>Memory Access Characteristics of H.264 Video Encoder on Embedded Processor</b>	255
<i>Eero Aho<sup>1</sup>, Kimmo Kuusilinna<sup>1</sup>, and Jari Nikara<sup>2</sup></i>	
<sup>1</sup> Nokia Research Center, Tampere, Finland, <sup>2</sup> Nokia Research Center, Berkeley, CA, USA	
<b>Optimal Dual Frequency Combination for Galileo Mass Market Receiver Baseband</b>	261
<i>Heikki Hurskainen<sup>1</sup>, Elena-Simona Lohan<sup>1</sup>, Jari Nurmi<sup>1</sup>, Stephan Sand<sup>2</sup>, Christian Mensing<sup>2</sup>, and Marco Dettratti<sup>3</sup></i>	
<sup>1</sup> Tampere Univ. Tech., Finland, <sup>2</sup> German Aerospace Center, Germany, <sup>3</sup> Acorde Technologies S.A., Spain	
<b>Enhancing GNSS Signal Acquisition Through the Gradient Method</b>	267
<i>Antonio Cavaleri<sup>1</sup>, Letizia Lo Presti<sup>1</sup>, and Marco Pini<sup>2</sup></i>	
<sup>1</sup> Politecnico di Torino, Italy, <sup>2</sup> Istituto Superiore Mario Boella, Italy	
<b>A RAIM Approach to GNSS Outlier and Cycle Slip Detection Using L1 Carrier Phase Time-Differences</b>	273
<i>Martti Kirkko-Jaakkola<sup>1</sup>, Johannes Traugott<sup>2</sup>, Dennis Odijk<sup>3</sup>, Jussi Collin<sup>1</sup>, Gottfried Sachs<sup>2</sup>, and Florian Holzapfel<sup>2</sup></i>	
<sup>1</sup> Tampere Univ. Tech., Finland, <sup>2</sup> Technische Universität München, Germany, <sup>3</sup> Curtin University of Technology, Australia	
<b>OpenCL Embedded Profile Prototype in Mobile Device</b>	279
<i>Jyrki Leskelä, Jarmo Nikula, and Mika Salmela</i>	
Nokia Corp., Finland	

<b>Massively Parallel Implementation of Cyclic LDPC Codes on a General Purpose Graphics Processing Unit</b>	285
<i>Hyunwoo Ji, Junho Cho, and Wonyong Sung</i> Seoul National University, South Korea	
<b>Development and Evaluation of Scalable Video Motion Estimators on GPU</b>	291
<i>Svetislav Momcilovic and Leonel Sousa</i> INESC-ID/TU Lisbon, Portugal	
<b>Real-Time Motion Estimation for 1080p Videos on Graphics Processing Units With Shared Memory Optimization</b>	297
<i>Shang-Te Yang, Tsung-Kai Lin, and Shao-Yi Chien</i> National Taiwan University, Taiwan	
<b>A GPU Implementation of a Real-Time MIMO Detector</b>	303
<i>Michael Wu, Siddharth Gupta, Yang Sun, and Joseph R. Cavallaro</i> Rice University, USA	
<b>Processing of Synthetic Aperture Radar Data With GPGPU</b>	309
<i>Carmine Clemente, Maurizio di Bisceglie, Michele Di Santo, Nadia Ranaldo, and Marcello Spinelli</i> Università degli Studi del Sannio, Italy	
<b>Cwj qt 'Kpf gz</b>	