

2009 IEEE Workshop on Signal Processing Systems

(SiPS 2009)

**Tampere, Finland
7-9 October 2009**



IEEE Catalog Number: CFP09SIG-PRT
ISBN: 978-1-4244-4334-5

SiPS 2009 Technical Papers

Sparse Severe Error Removal in OFDM Demodulators for Erasure Channels <i>Renfei Liu and Keshab K. Parhi</i> University of Minnesota, Twin Cities, USA	1
A Novel Circulant Approximation Method for Frequency Domain LMMSE Equalization <i>Clemens Buchacher¹, Joachim Wehinger¹, and Mario Huemer²</i> ¹ Infineon Technologies AG, Germany, ² Klagenfurt University, Austria	7
Multi-Level Modulation Soft-Decision Demapper for DVB-S2 <i>Jang Woong Park¹, Myung Hoon Sunwoo¹, Pan Soo Kim², and Dae-Ig Chang²</i> ¹ Ajou Univ., South Korea, ² ETRI, South Korea	13
Design of Rotated QAM Mapper/Demapper for the DVB-T2 Standard <i>Meng Li, Charbel Abdel Nour, Christophe Jego, and Catherine Douillard</i> Telecom Bretagne, France	18
Register File Exploration for a Multi-Standard Wireless Forward Error Correction ASIP <i>Praveen Raghavan and Francky Catthoor</i> IMEC vzw and KULeuven, Belgium	24
Implementation of the W-CDMA Cell Search on a MPSoC Designed for Software Defined Radios <i>Fabio Garzia¹, Roberto Airoldi¹, Tapani Ahonen¹, Dragomir Milojevic², and Jari Nurmi¹</i> ¹ Tampere Univ. Tech., Finland, ² Université Libre de Bruxelles, Belgium	30
Two-Parallel Concatenated BCH Super-FEC Architecture for 100-Gb/s Optical Communications <i>Sangho Yoon¹, Hanho Lee¹, Kihoon Lee¹, Chang-Seok Choi¹, Jongyo Shin², Jongho Kim², and Je-Soo Ko²</i> ¹ Inha University, South Korea, ² ETRI, South Korea	36
Low-Power Implementation of a High-Throughput LDPC Decoder for IEEE 802.11n Standard <i>Junho Cho¹, Naresh Shanbhag², and Wonyong Sung¹</i> ¹ Seoul National University, South Korea, ² University of Illinois at Urbana-Champaign, USA	40
Low-Complexity Frame-Size Down-Scaling Integrated With IDCT <i>Meng-Lin Hsia, Chih-Feng Tseng, Meng-Hsuan Chan, and Oscal Tzyh-Chiang Chen</i> National Chung Cheng University, Taiwan	46
Is The Differential Frequency-Based Attack Effective Against Random Delay Insertion? <i>Yingxi Lu¹, Keanhong Boey¹, Maire O'Neill¹, John McCanny¹, and Akashi Satoh²</i> ¹ Queen's University Belfast, UK, ² National Institute of Advanced Industrial Science and Technology, Japan	51
Approximating Sine Functions Using Variable-Precision Taylor Polynomials <i>Claudio Brunelli, Heikki Berg, and David Guevorkian</i> Nokia Research Center, Helsinki, Finland	57
Reducing Processor Energy Consumption by Compiler Optimization <i>Vladimir Guzma, Teemu Pitkänen, Pertti Kellomäki, and Jarmo Takala</i> Tampere Univ. Tech., Finland	63

Hardware Reduction Methodology for 2-Dimensional Kurtotic Fast ICA Based on Algorithmic Analysis and Architectural Symmetry	69
<i>Amit Acharyya, Koushik Maharatna, and Bashir M. Al-Hashimi</i>	
University of Southampton, UK	
Parallel Object Detection on Heterogeneous Multicore Platforms	75
<i>Shin-Kai Chen, Tay-Jyi Lin, and Chih-Wei Liu</i>	
National Chiao Tung University, Taiwan	
Reconfigurable Video Decoder With Transform Acceleration	81
<i>Lassi Nurmi, Perttu Salmela, Pertti Kellomäki, Pekka Jääskeläinen, and Jarmo Takala</i>	
Tampere Univ. Tech., Finland	
SIMD Processor Based Implementation of Recursive Filtering Equations	87
<i>Jaewoo Ahn, Hoseok Chang, Junho Cho, and Wonyong Sung</i>	
Seoul National University, Korea	
An Adaptive Fast Multiple Reference Frame Selection Algorithm for H.264/AVC Using Reference Region Data	93
<i>Kangjun Lee¹, Gwanggi Jeon¹, Rafael Falcon², Changwoo Ha¹, and Jechang Jeong¹</i>	
¹ Hanyang University, South Korea, ² University of Ottawa, Canada	
A Early Block Type Decision Method for Intra Prediction in H.264/AVC	97
<i>Jungho Do, Sangkwon Na, and Chong-Min Kyung</i>	
KAIST, South Korea	
Design of an Interlayer Deblocking Filter Architecture for H.264/SVC Based on a Novel Sample-Level Filteringing Order	102
<i>Guilherme Corrêa¹, Thaisa Silva², Luís A. Cruz³, and Luciano Agostini¹</i>	
¹ UFPel, Brazil, ² UFRGS, Brazil, ³ University of Coimbra, Portugal	
Fast Pipeline Schedule for an H.264 Intra Frame Encoder With Early Termination	109
<i>Young-Joon Jo, Jin-Su Jung, and Hyuk-Jae Lee</i>	
Seoul National University, South Korea	
Architectural Support for the Orchestration of Fine-Grained Multiprocessing for Portable Streaming Applications	115
<i>Jani Bouteiller¹, Alessandro Cebrero², Philip Brisk², and Paolo Ienne²</i>	
¹ University of Oulu, Finland, ² École Polytechnique Fédérale de Lausanne, Switzerland	
FPGA Architecture for 2D Fast Fourier Transform Based on 2D Decomposition for Large-Sized Data	121
<i>Jung Sub Kim¹, Chi-Li Yu², Lanping Deng², Srinidhi Kestur¹, Vijaykrishnan Narayanan¹, and Chaitali Chakrabarti²</i>	
¹ Pennsylvania State University, USA, ² Arizona State University, USA	
Rank Metric Decoder Architectures for Noncoherent Error Control in Random Network Coding	127
<i>Ning Chen, Maximilien Gadouleau, and Zhiyuan Yan</i>	
Lehigh University, USA	
System Level DSP Synthesis Using Voltage Overscaling, Unequal Error Protection & Adaptive Quality Tuning	133
<i>Georgios Karakontantis, Debabrata Mohapatra, and Kaushik Roy</i>	
Purdue University, USA	

Loop Scheduling With Memory Access Reduction under Register Constraints for DSP Applications	139
<i>Meng Wang, Duo Liu, Yi Wang, and Zili Shao</i>	
The HK Polytechnic University	
Interface-Based Hierarchy for Synchronous Data-Flow Graphs	145
<i>Jonathan Piat¹, Shuvra Bhattacharyya², and Mickaël Raulet¹</i>	
¹ IETR/INSA, Rennes, France, ² Univ. Maryland, College Park, MD, USA	
Power-Aware Evaluation Flow for Digital Decimation Filter Architectures for High-Speed ADCs	151
<i>David Novo, Robert Fasthuber, Praveen Raghavan, Andre Bourdoux, Min Li, Liesbet Van der Perre, and Francky Catthoor</i>	
IMEC and KULEuven, Belgium	
Locally Adaptive Speckle Noise Reduction Using Maximum A Posteriori Estimation Based on Maxwell Distribution	157
<i>Sung Gug Kim, Yoo Shin Kim, and Il Kyu Eom</i>	
Pusan National University, South Korea	
Hybridkernel: Preemptive Kernel With Event-Driven Extension for Resource Constrained Wireless Sensor Networks	161
<i>Teemu Laukkarinen, Ville A. Kaseva, Jukka Suhonen, Timo D. Hääläinen, and Marko Hännikäinen</i>	
Tampere Univ. Tech., Finland	
Morphable DPU: Smart and Efficient Data Path for Signal Processing Applications	167
<i>Muhammad Ali Shami and Ahmed Hemani</i>	
Royal Institute of Technology, Sweden	
Configurable High-Performance Video Platform Using Multiple RISC Clusters Connected With Separated Data and Control Networks	173
<i>Daewoong Kim, Kilhyung Cha, Soonwoo Choi, and Soo-Ik Chae</i>	
Seoul National University, South Korea	
High-Speed Area-Efficient Versatile Reed-Solomon Decoder Design for Multi-Mode Applications	179
<i>Bo Yuan¹, Li Li¹, and Zhongfeng Wang²</i>	
¹ Nanjing University, P.R. China, ² Broadcom Corporation, USA	
Low-Power Pre-Decoding Based Viterbi Decoder for Tail-Biting Convolutional Codes	185
<i>Rami Abdallah¹, Seok-Jun Lee², Manish Goel², and Naresh Shanbhag¹</i>	
¹ University of Illinois at Urbana Champaign, USA, ² Texas Instruments, Dallas, TX, USA	
CAC CODEC Designs Based on Numeral Systems	191
<i>Xuebin Wu and Zhiyuan Yan</i>	
Lehigh University, USA	
Robust Tree Construction and Maintenance for Global Time Synchronization Protocols in Wireless Sensor Networks	197
<i>Ville Kaseva, Timo Hääläinen, and Marko Hännikäinen</i>	
Tampere Univ. Tech., Finland	
A New FPGA-Based Postprocessor Architecture for Channel Mismatch Correction of Time Interleaved ADCs	202
<i>Asgar Abbaszadeh¹ and Khosrov Dabbagh-Sadeghipour²</i>	
¹ East Azerbaijan Science and Technology Park, Iran, ² University of Tabriz, Iran	

Rectangular Constellation-Based Blind Equalization With Recursive Least-Squares Algorithm	208
<i>Juuso Alhava and Markku Renfors</i>	
Tampere Univ. Tech., Finland	
An Ultra Low-Power VAD Hardware Implementation for Intelligent Ubiquitous Sensor Networks	214
<i>Hiroki Noguchi, Tomoya Takagi, Masahiko Yoshimoto, and Hiroshi Kawaguchi</i>	
Kobe University, Japan	
Conflict Resolution for Pipelined Layered LDPC Decoders	220
<i>Cédric Marchand¹, Jean-Baptiste Doré², Laura Conde-Canencia¹, and Emmanuel Boutillon¹</i>	
¹ Université Européenne de Bretagne, Lorient, France, ² NXP Semiconductors, Colombelles, France	
A Channel-Adaptive Early Termination Strategy for LDPC Decoders	226
<i>Yu-Hsin Chen, Yi-Ju Chen, Xin-Yu Shih, and An-Yeu Wu</i>	
National Taiwan University, Taiwan	
Bidirectional Interleavers for LDPC Decoders Using Transmission Gates	232
<i>Kevin Cushon, Warren Gross, and Shie Mannor</i>	
McGill University, Canada	
An Improved Min-Sum Based Column-Layered Decoding Algorithm for LDPC Codes	238
<i>Lin Jun¹, Sha Jin¹, Wang Zhongfeng², and Li Li¹</i>	
¹ Nanjing University, P.R. China, ² Broadcom Corporation, USA	
A Novel Trace-Pipelined Binary Arithmetic Coder Architecture for JPEG2000	243
<i>Min-Soo Rhu and In-Cheol Park</i>	
Korea Advanced Institute of Science and Technology (KAIST), South Korea	
Software Designs of Image Processing Tasks With Incremental Refinement of Computation	249
<i>Davide Anastasia and Yiannis Andreopoulos</i>	
University College London, UK	
Memory Access Characteristics of H.264 Video Encoder on Embedded Processor	255
<i>Eero Aho¹, Kimmo Kuusilinna¹, and Jari Nikara²</i>	
¹ Nokia Research Center, Tampere, Finland, ² Nokia Research Center, Berkeley, CA, USA	
Optimal Dual Frequency Combination for Galileo Mass Market Receiver Baseband	261
<i>Heikki Hurskainen¹, Elena-Simona Lohan¹, Jari Nurmi¹, Stephan Sand², Christian Mensing², and Marco Detratti³</i>	
¹ Tampere Univ. Tech., Finland, ² German Aerospace Center, Germany, ³ Acorde Technologies S.A., Spain	
Enhancing GNSS Signal Acquisition Through the Gradient Method	267
<i>Antonio Cavalieri¹, Letizia Lo Presti¹, and Marco Pini²</i>	
¹ Politecnico di Torino, Italy, ² Istituto Superiore Mario Boella, Italy	
A RAIM Approach to GNSS Outlier and Cycle Slip Detection Using L1 Carrier Phase Time-Differences	273
<i>Martti Kirkko-Jaakkola¹, Johannes Traugott², Dennis Odijk³, Jussi Collin¹, Gottfried Sachs², and Florian Holzapfel²</i>	
¹ Tampere Univ. Tech., Finland, ² Technische Universität München, Germany, ³ Curtin University of Technology, Australia	
OpenCL Embedded Profile Prototype in Mobile Device	279
<i>Jyrki Leskelä, Jarmo Nikula, and Mika Salmela</i>	
Nokia Corp., Finland	

Massively Parallel Implementation of Cyclic LDPC Codes on a General Purpose Graphics Processing Unit	285
<i>Hyunwoo Ji, Junho Cho, and Wonyong Sung</i>	
Seoul National University, South Korea	
Development and Evaluation of Scalable Video Motion Estimators on GPU	291
<i>Svetislav Momcilovic and Leonel Sousa</i>	
INESC-ID/TU Lisbon, Portugal	
Real-Time Motion Estimation for 1080p Videos on Graphics Processing Units With Shared Memory Optimization	297
<i>Shang-Te Yang, Tsung-Kai Lin, and Shao-Yi Chien</i>	
National Taiwan University, Taiwan	
A GPU Implementation of a Real-Time MIMO Detector	303
<i>Michael Wu, Siddharth Gupta, Yang Sun, and Joseph R. Cavallaro</i>	
Rice University, USA	
Processing of Synthetic Aperture Radar Data With GPGPU	309
<i>Carmine Clemente, Maurizio di Bisceglie, Michele Di Santo, Nadia Ranaldo, and Marcello Spinelli</i>	
Università degli Studi del Sannio, Italy	
Cwj qt 'Kpf gz	