

2009 Proceedings of the European Solid State Device Research Conference

(ESSDERC 2009)

**Athens, Greece
14-18 September 2009**



IEEE Catalog Number: CFP09543-PRT
ISBN: 978-1-4244-4352-9

ESSDERC Table of Contents

Joint Plenary Sessions

Challenges for silicon technology scaling in the Nanoscale Era	1
<i>Tze-Chiang (T.C.) Chen, IBM T.J. Watson Research Center, USA</i>	
Bio-Inspired Devices, Circuits and Systems	8
<i>Tadashi Shibata, Department of Electrical Engineering and Information Systems, School of Engineering, The University of Tokyo, Japan</i>	
Scaling Beyond CMOS: Turing-Heisenberg Rapprochement.....	16
<i>Victor V. Zhirnov, Ralph K. Cavin III, Semiconductor Research Corporation, USA</i>	
Nano Electro-Mechanical Devices: a New Opportunity for Microelectronics.....	23
<i>Michael Roukes, California Institute of Technology, USA</i>	
The Impact of Semiconductor Packaging Technologies on System Integration An Overview.....	24
<i>Carlo Cognetti, STMicroelectronics, Agrate Brianza, Italy</i>	
Ultra-Thin Chips and Related Applications, A New Paradigm in Silicon Technology.....	29
<i>Joachim Burghartz, Wolfgang Appel, Christine Harendt, Horst Rempp, Harald Richter, Martin Zimmermann, Institut für Mikroelektronik Stuttgart (IMS CHIPS), Germany</i>	

ESSDERC Plenary Sessions

Function by Defects at the Atomic Scale – New Concepts for Non-Volatile Memories	37
<i>Rainer Waser¹ and Matthias Wuttig², ¹IWE 2, RWTH Aachen University, and IEM, Forschungszentrum Jülich, ²Physics 1A, RWTH Aachen University, Germany</i>	
Nanowire Electronics	45
<i>Joerg Appenzeller, Purdue University, USA</i>	
Performance, Reliability, Radiation Effects, and Aging Issues in Microelectronics – From Atomic-Scale Physics to Engineering-Level Modeling	48
<i>Sokrates T. Pantelides^{a,b,c}, L. Tsetseris^{a,d}, M.J. Beck^a, S.N. Rashkeev^{a,e}, G. Hadjisavvas^a, I.G. Batyrev^a, B.R. Tuttle^{a,f}, A.G. Marinopoulos,^a X.J. Zhou^b, D.M. Fleetwood^{b,a}, and R.D. Schrimpf^b, ^aDepartment of Physics and Astronomy, Vanderbilt University, USA, ^bDepartment of Electrical Engineering and Computer Science, Vanderbilt University, USA, ^cOak Ridge National Laboratory, USA, ^dAristotle University, Thessaloniki, Greece, ^eIdaho National Laboratory, USA, ^fPenn State Behrend College, USA</i>	

ESSCIRC Plenary Sessions

RFID, Where are they?	56
<i>W. Dehaene^{a,b}, Georges Gielen^a, M. Steyaert^a, H. Danneels^a, V. Desmedt^a, C. De Roover^a, Z. Li^a, M. Verhelst^d, N. Van Helleputte^a, S. Radiom^a, C. Walravens^a, L. Pleysier^d, ^aDept. Elektrotechniek-ESAT, Katholieke Universiteit Leuven, Belgium, ^(b)IMEC, Leuven Belgium, ^(c)Vlaams Instituut voor de Logistiek Antwerpen Belgium, ^(d)Intel Corporation, Hillsboro, USA</i>	

The Future of High Frequency Circuit Design64
Ali Hajimiri, California Institute of Technology, USA

Embedded Analog-to-Digital Converters72
Klaas Bult, Broadcom Corporation, The Netherlands

A2L-A Joint Session - New CMOS for Improved SRAM Circuits Robustness

Migrating from Planar to FinFET for Further CMOS Scaling: SOI or Bulk?85
Thomas Chiarella, Liesbeth Witters, Abdelkarim Mercha, Christoph Kerner, Rok Dittrich¹, Michal Rakowski, Claude Ortolland, Lars-Åke Ragnarsson, Bertrand Parvais, A. De Keersgieter, S. Kubicek, A. Redolfi, R. Rooyackers, C. Vrancken, S. Brus, A. Lauwers, P. Absil, S. Biesemans, T. Hoffmann, IMEC, Belgium ¹assignee at IMEC from Qimonda

Impact of a 10nm Ultra-Thin BOX (UTBOX) and Ground Plane on FDSOI devices for 32nm node and below89
Claire Fenouillet-Beranger^(1,2), Pierre Perreau^(1,2), Stephane Denorme⁽²⁾, Lucie Tostit⁽¹⁾, Francois Andrieu⁽¹⁾, Olivier Weber⁽¹⁾, S. Barnola⁽¹⁾, C. Arvet⁽²⁾, Y. Campidelli⁽²⁾, S. Haendler⁽¹⁾, R. Beneyton⁽²⁾, C. Perrot⁽²⁾, C. de Buttet^(1,2), P. Gros⁽²⁾, L. Pham-Nguyen^(2,3), F. Leverd⁽²⁾, P. Gouraud⁽²⁾, F. Abbate⁽²⁾, F. Baron⁽²⁾, A. Torres⁽¹⁾, C. Laviron⁽¹⁾, L. Pinzelli⁽²⁾, J. Vetier⁽²⁾, C. Borowiak⁽²⁾, A. Margain⁽²⁾, Daniel Delprat⁽⁴⁾, F. Boedt⁽⁴⁾, K. Bourdelle⁽⁴⁾, B.-Y. Nguyen⁽⁴⁾, Olivier Faynot⁽¹⁾, Thomas Skotnicki⁽²⁾, ⁽¹⁾CEA-LETI Minatec, France, ⁽²⁾ST Microelectronics, Crolles, France, ⁽³⁾IMEP, ⁽⁴⁾SOITEC, France

Fast stability analysis of large-scale SRAM arrays and the impact of NBTI degradation93
Stefan Drapatz*, Thomas Fischer*, Karl Hofmann†, Ettore Amirante†, Peter Huber†, Martin Ostermayr†, Georg Georgakos† and Doris Schmitt-Landsiedel*, *Technische Universität München, Munich, Germany, †Infineon Technologies AG, Neubiberg, Germany

A2L-B More than Moore Devices

An Experimental Study of Temperature Influence on Electrical Characteristics of Ferroelectric P(VDF-TrFE) FETs on SOI97
Giovanni A. Salvatore, Livio Lattanzio, Didier Bouvet, Adrian M. Ionescu, Ecole Polytechnique Fédérale de Lausanne, Switzerland

Strain balance approach for optimized signal-to-noise ratio in SiGe quantum well bolometers101
Luigi Di Benedetto, Mohammadreza Kolahdouz, B. Gunnar Malm, Mikael Ostling and Henry H. Radamson, School of Information and Communication Technology, KTH (Royal Institute of Technology), Kista, Sweden

Characterizing magnetic field-coupled computing devices by the Extraordinary Hall-effect105
Markus Becherer*, Josef Kiermaier*, Gyorgy Csaba†, Jamila Rezgani†, Cenk Yilmaz*, Patrick Osswald*, Paolo Lugli† and Doris Schmitt-Landsiedel*, *Lehrstuhl für Technische Elektronik, Technische Universität München, †Lehrstuhl für Nanoelektronik, Technische Universität München, Germany

A2L-C DRAM and OTP

Low cost and high performance p-doped triple-gate access transistor for embedded DRAM memory cell109
François Bertholle, Sébastien Crémer, Germain Bossu, Jean-Pierre Carrère, Damien Jeanjean, Luc Pinzelli, Roland Pantel and Frédéric Lalanne, Carole Plossu* and Alain Poncet*, Crolles R&D center, STMicroelectronics, Crolles, France, *Institut des Nanotechnologies de Lyon, INSA Lyon, France

A Novel Self-Refreshable Capacitorless DRAM Cell~.....113
Peng-Fei Wang¹, Yi Gong¹, Shi-Li Zhang², ¹Oriental Semiconductor Co., Ltd, Suzhou, China, ²Microelectronics and Applied Physics, KTH, Stockholm, Sweden

Antifuse Bitcell Array Design Methodology Driven by Reliability Study in 45nm..........117
Elodie Ebrard, ¹Philippe Candelier, ¹Patrice Waltz, ²Bruno Allard, ¹STMicroelectronics, Crolles, France, ²Université de Lyon, France

A3L-A High Frequency Devices

Investigation of SiGe HBT Potentialities under Cryogenic Temperature.....121
Nicolas Waldhoff¹, François Danneville¹, Gilles Dambrine¹, Boris Geynet², Pascal Chevalier², ¹Institut d'Electronique, de Microélectronique et de Nanotechnologie (IEMN), France, ²STMicroelectronics, Crolles, France

Analog, RF and Nonlinear Behaviors of Submicron Graded Channel Partially Depleted SOI MOSFETs125
Mostafa Emam¹, Marcelo Antonio Pavanello², François Danneville³, Danielle Vanhoenacker-Janvier¹ and Jean-Pierre Raskin¹, ¹Université Catholique de Louvain, Belgium, ²Centro Universitário da FEI, São Bernardo do Campo, Brazil, ³Institut d'Electronique de Microélectronique et de Nanotechnologie (IEMN), France

Miniaturized high performance shielded CPW transmission lines from RF to mm-waves129
Anne-Laure Franc, Darine Kaddour, Emmanuel Pistono, Nicolas Corrao, Jean-Michel Fournier, Philippe Ferrari, IMEP-LAHC, CNRS / Grenoble INP / UJF / Université de Savoie, Grenoble, France

200mm Manufacturing Solution for Coupled Resonator Filters133
Christophe Billard¹, Nicolas Buffet¹, Alexandre Reinhardt¹, Guy Parat¹, Sylvain Joblot², Pierre Bar², ¹CEA, LETI, MINATEC, France, ²STMicroelectronics, Crolles, France

A3L-B Thin Film 22 nm CMOS & Beyond

A Simple and Efficient Concept for Setting up Multi-V_T Devices in Thin BOx Fully-Depleted SOI Technology137
Jean-Philippe Noel¹, Olivier Thomas¹, Claire Fenouillet-Beranger¹, Marie-Anne Jaud¹, Pascal Scheiblin¹ and Amara Amara², ¹CEA-LETI, MINATEC, France, ²ISEP, France

Drain / Substrate coupling impact on DIBL of Ultra Thin Body and BOX SOI MOSFETs with undoped channel141
Stéphane Burignat⁽¹⁾, Mohd Khairuddin Md Arshad⁽¹⁾, Jean-Pierre Raskin⁽¹⁾, Valeriya Kilchytska⁽²⁾, Denis Flandre⁽²⁾, Olivier Faynot⁽³⁾, Pascal Scheiblin⁽³⁾, François Andrieu⁽³⁾, ⁽¹⁾Microware Laboratory, ⁽²⁾Université Catholique de Louvain (UCL), Belgium, ⁽³⁾CEA-LETI MINATEC, France

Impact of Work Function Design on the Stability and Performance of Ultra-Thin-Body SOI Subthreshold SRAM.....145
Vita Pi-Ho Hu, Ming-Long Fan, Pin Su and Ching-Te Chuang, National Chiao Tung University, Taiwan

High-Frequency Performance of Dopant-Segregated NiSi S/D SOI SB-MOSFETs.....149
Christoph Urban*, Mostafa Emam^t, Christian Sandow*, Qing-Tai Zhao*, Alfred Fox*, Jean-Pierre Raskin^t and Siegfried Mantl*, ^{*Institute of Bio- and Nanosystems (IBN1), Forschungszentrum Jülich and Jülich Aachen Research Alliance (JARA), Germany,} ^{tUniversité Catholique de Louvain, Belgium}

A3L-C Non-CMOS Device Modeling

Global 2D Modeling of Minority and Majority Substrate Coupled Currents153
Fabrizio Lo Conte, Jean-Michel Sallese, Marc Pastre, François Krummenacher, Maher Kayal, EPFL, Switzerland

Statistical Modeling of Bit Distributions in Phase Change Memories.....157
Domenico Ventrice¹, Alessandro Calderoni¹, Alessio Spessot¹ and Paolo Fantini¹, Alessandro Sanasi², Stefania Braga², Alessandro Cabrini² and Guido Torelli², ¹Numonyx, Italy, ²University of Pavia, Italy

Theoretical Analysis of the Vertical LOCOS DMOS Transistor with Process-induced Stress Enhancement161
Susanna Reggiani¹, Marie Denison², Elena Gnani¹, Antonio Gnudi¹, Giorgio Baccarani¹, Sameer Pendharkar², Rick Wise², ¹University of Bologna, Bologna, Italy; ²Texas Instruments, Inc., Dallas, USA

Investigation of the Performance of Strained-SiGe Vertical IMOS-Transistors.....165
Thanh Viet Dinh, Rainer Kraus, Christoph Jungemann, Bundeswehr University, Germany

A6L-A Characterization of Dielectrics

- Experimental Investigation of Transport Mechanisms through HfO₂ Gate Stacks in nMOS Transistors** 169
Jean Coignus^{1,2}, Charles Leroux², Raphael Clerc¹, Gérard Ghibaudo¹, Gilles Reimbold² and Fabien Boulanger², ¹IMEP-LAHC, MINATEC – Grenoble INP, France, ²CEA-LETI MINATEC, France

- Impact of La₂O₃ Thickness on HfO₂/La₂O₃/Ge Capacitors and p-channel MOSFETs.....** 173
Caroline Andersson¹, Marilyne Sousa¹, Chiara Marchiori¹, David J. Webb¹, Daniele Caimi¹, Heinz Siegwart¹, Jean Fompeyrine¹ and Christophe Rosse¹, Athanasios Dimoulas² and Yerassimos Panayiotatos², ¹Zurich Research Laboratory, IBM Research GmbH, Switzerland, ²NCSR DEMOKRITOS, Athens, Greece

- Damage free very low electron temperature plasma process for low Flicker noise in p-MOS fabricated on (100) and (110) silicon-oriented wafers** 177
Philippe Gaubert*, Akinobu Teramoto*, and Tadahiro Ohmi*†, *New Industry Creation Hatchery Center, Tohoku University, Japan
†World Premier International Research Center, Tohoku University, Japan

- Light switched plasma charging damage protection device allowing high field characterization** 181
Sebastian P. Sommer, Uwe Paschen, Martin Figge, Holger Vogt, Fraunhofer Institut für Mikroelektronische Schaltungen und Systeme, Duisburg, Germany

- Magnetic field induced gate leakage current in 65nm nMOS transistors** 185
Edmundo Gutierrez-D.¹, Joel Molina-R.¹, Pedro Garcia-R.², Jaime Martinez-C.², F. Guarin³, ¹INAOE, Mexico, ²Universidad Veracruzana, Mexico, ³IBM Microelectronics, USA

A6L-B Carbon Based Electronics

- Epitaxial Graphene Field Effect Transistors on Silicon Substrates** 189
Hyun-Chul Kang¹, Hiromi Karasawa¹, Yu Miyamoto¹, Hiroyuki Handa¹, Tetsuya Suemitsu^{1,2}, Maki Suemitsu^{1,2}, Taiichi Otsuji^{1,2}, ¹Tohoku University, Japan, ²JST-CREST, Japan

- Physical Insights on Nanoscale FETs Based on Epitaxial Graphene on SiC** 193
Martina Cheli, Paolo Michetti, Giuseppe Iannaccone, Università di Pisa, Italy

- Fe/Ge Catalyzed Carbon Nanotube Growth on HfO₂ for Nano-Sensor Applications** 197
Takashi Uchino¹, Greg N. Ayre², David C. Smith², John L. Hutchison³, C.H. de Groot¹, and Peter Ashburn¹, ¹School of Electronics and Computer Science, University of Southampton, UK, ²School of Physics and Astronomy, University of Southampton, UK, ³University of Oxford, UK

- Organic TFT with SiO₂-Parylene Gate Dielectric Stack and Optimized Pentacene Growth Temperature** 201
Nicola Wrachien¹, Andrea Cester¹, Alessandro Pinato¹, Matteo Meneghini¹, Augusto Tazzoli¹, Gaudenzio Meneghesso¹, Jaroslav Kovac², Jan Jakabovic², Daniel Donoval², ¹University of Padova, Italy, ²Slovak University of Technology, Slovakia

- Double-gate pentacene TFTs with improved control in subthreshold region** 205
Nenad V. Cvetkovic¹, Dimitrios Tsamados¹, Katrin Sidler², Jyotshna Bhandari¹, Veronica Savu², Juergen Brugger² and Adrian M. Ionescu¹, ¹Nanoelectronic Devices Laboratory, ²Microsystems Laboratory, Ecole Polytechnique Fédérale de Lausanne, Switzerland

A6L-C Alternative Memories

- Estimation of Amorphous Fraction in Multilevel Phase Change Memory Cells.....** 209
Nikolaos Papandreou^{*}, Aggeliki Pantazi^{*}, Abu Sebastian^{*}, Evangelos Eleftheriou^{*}, Matt J. Breitwisch[†], Chung Lam[†], and Haralampus Pozidis^{*}, ^{*}IBM Zürich Research Laboratory, Switzerland, [†]IBM T.J. Watson Research Center, NY, USA

- Analysis and Optimization of Erasing Waveform in Phase Change Memory Arrays.....** 213
Cristian Zambelli, Andrea Chimenton and Piero Olivo, Università degli Studi di Ferrara, Ferrara, Italy

Low Current (5 pA) Resistive Switching Memory Using High-k Ta_2O_5 Solid Electrolyte	217
Siddheswar Maikap ¹ and S.Z. Rahaman ¹ , T.-Y. Wu ² , F. Chen ² , M.-J. Kao ² and M.-J. Tsai ² , ¹ Chang Gung University, Tao-Yuan, Taiwan, ² Industrial Technology Research Institute, Hsinchu, Taiwan	

Improvement of resistive switching properties in ZrO_2-based ReRAM with implanted metal ions.....	221
Qi Liu ^{1,2} , Ming Liu ¹ , Shibing Long ¹ , Wei Wang ³ , Manhong Zhang ¹ , Qin Wang ¹ and Junning Chen ² , ¹ Institute of Microelectronics, Chinese Academy of Sciences, Beijing, P. R. China, ² Anhui University, Hefei, P. R. China, ³ State University of New York at Albany, Albany, NY, USA	

A Zero V_{TH} Memory Cell Ferroelectric-NAND Flash Memory with 32% Read Disturb, 24% Program Disturb, 10% Data Retention Improvement for Enterprise SSD	225
Teruyoshi Hatanaka, Mitsue Takahashi [*] , Shigeki Sakai [*] and Ken Takeuchi, University of Tokyo, Tokyo, Japan, [*] National Institute of Advanced Industrial Science and Technology, Tsukuba, Japan	

B2L-A Joint Session - Circuits For New Technologies

A 3-V, 6-bit C-2C Digital-to-Analog Converter using Complementary Organic Thin Film Transistors on Glass	229
Wei Xiong ¹ , Yang Guo ¹ , Boris Murmann ¹ , Ute Zschieschang ² , Hagen Klauk ² , ¹ Stanford University, Stanford, CA, U.S.A., ² Max Planck Institute for Solid State Research, Stuttgart, Germany	

A Low Variation GHz Ring Oscillator with Addition-based Current Source.....	233
Xuan Zhang and Alyssa B. Apsel, Cornell University, Ithaca, NY, USA	

Challenges and Prospects of RF Oscillators Using Silicon Resonant Tunneling Diodes.....	237
Emanuela Buccafurri ¹ , Abdelkrim Medjahdi ¹ , Francis Calmon ¹ , Raphael Clerc ² , Marco Pala ² , Alain Poncet ¹ , Gérard Ghibaudo ² , ¹ INL-INSA-Lyon, Lyon, France, ² IMEP-LAHC, Grenoble Cedex, France	

B2L-B Silicon Nano-Structures

Bulk-Si FinFET Technology for Ultra-High Aspect-Ratio Devices	241
Vladimir Jovanović ^{1,2} , Lis K. Nanver ¹ , Tomislav Suligoj ² , Mirko Poljak ² , ¹ Delft University of Technology, Delft, The Netherlands, ² University of Zagreb, Croatia	

Fabrication and Characterization of Vertically Stacked Gate-All-Around Si Nanowire FET Arrays	245
Davide Sacchett ¹ , Mohamed Haykel Ben Jamaa ¹ , Giovanni De Michelis ¹ and Yusuf Leblebić ² , ¹ Integrated System Laboratory (LSI), ² Microelectronic System Laboratory (LSM), Ecole Polytechnique Fédérale de Lausanne, Lausanne, Switzerland	

High-Performance Si Nanowire FET with a Semi Gate-Around Structure Suitable for Integration.....	249
Soshi Sato ¹ , Hideyuki Kamimura ¹ , Hideaki Arai ¹ , Kuniyuki Kaushima ² , Parhat Ahmet ¹ , Kenji Ohmori ³ , Keisaku Yamada ³ , and Hiroshi Iwai ¹ , ¹ Frontier Research Center, ² Tokyo Institute of Technology, Yokohama, Japan, ³ Waseda University, Tokyo, Japan	

B3L-A Reliability & Degradation

SILC decay in Ge-based MOS devices with La_2O_3 gate dielectrics subjected to constant voltage stress	253
Evangelos K. Evangelou ¹ , Md. Shahinur Rahman ¹ , Iosif I. Androulidakis ¹ , Athanasios Dimoulas ² , Georgia Mavrou ² , Sotiria Galata ² , ¹ University of Ioannina, Greece, ² NCSR DEMOKRITOS, Athens, Greece	

Mobility Reduction and Reliability Assessment of High-k/Metal Gate Stacks in Deep Sub-nanometer EOT Region.....	257
Dawei Heh, Gennadi Bersuker, Jeff Huang, Paul D. Kirsch, Hsing-Huang Tseng and Raj Jammy, SEMATECH, USA	

Hot carrier (HC) and Bias-Temperature-Instability (BTI) degradation of MuGFETs on silicon oxide and silicon nitride buried layers	261
Chi-Woo Lee ¹ , Isabelle Ferain ¹ , Aryan Afzalian ¹ , Ki-Yeol Byun ¹ , Ran Yan ¹ , Nima Dehdashti ¹ , Pedram Razavi ¹ , Weize Xiong ² , Jean-Pierre Colinge ¹ , C. A. Colinge ¹ , and D. E. Ioannou ³ , ¹ Tyndall National Institute, University College Cork, Ireland; ² Texas Instruments Inc, Dallas, USA; ³ George Mason University, USA	

RF Performance Degradation in 100-nm Metal Gate/High-k Dielectric nMOSFET by Hot Carrier Effects	265
Hyun Chul Sagong ^a , Kyong Taek Lee ^a , Chang Yong Kang ^c , Gil-Bok Choi ^a , Hyun-Sik Choi ^a , Rock-Hyun Baek ^a , Min-Sang Park ^a , Sung-Woo Jung ^b , and Yoon-Ha Jeong ^{a,b} , ^a Pohang University of Science and Technology, Korea, ^b National Center for Nanomaterials Technology, Korea, ^c SEMATECH, Austin, USA	

B3L-B Flash Memories

Comparison of Double Patterning Technologies in NAND Flash Memory with sub-30nm node.....	269
Byungjoon Hwang, Jeehoon Han, Myeong-Cheol Kim ^t , Sunggon Jung ^t , Namsu Lim, Sowi Jin, Yongsik Yim, Donghwa Kwak, Jaekwan Park, Jungdal Choi and Kinam Kim, ^t Samsung Electronics Co., San #24, Nongseo-Dong, Kiheung-Gu, Yongin-City, Kyungki-Do, Korea	

O₂ post deposition anneal of Al₂O₃ blocking dielectric for higher performance and reliability of TANOS Flash memory	272
Aude Rothschild ¹ , Laurent Breuil ¹ , Geert Van Den Bosch ¹ , Olivier Richard ¹ , Thierry Conard ¹ , Alexis Franquet ¹ , Antonio Cacciato ¹ , Ingrid Debusschere ¹ , Małgorzata Jurczak ¹ , J. Van Houdt ¹ , J. A. Kittl ¹ , U. Ganguly ² , L. Date ³ , P. Boelen ³ , R. Schreutelkamp ³ , ¹ IMEC, Belgium, ² Applied Materials, CA, USA, ³ Applied Materials, Leuven, Belgium	

Experimental Evaluation of Trapping Efficiency in Silicon Nitride Based Charge Trapping Memories.....	276
Amit Suhane ^a , Antonio Arregihini, Geert Van Den Bosch, Laurent Breuil, Antonio Cacciato, Aude Rothschild, Małgorzata Jurczak, Jan Van Houdt and Kristin De Meyer ^a , IMEC, Belgium, ^a also with KU Leuven, Belgium	

Modeling of Nonvolatile Gate-All-Around Charge-Trapping SONOS Memory Cells	280
Elena Gnani, Susanna Reggiani, Antonio Gnudi, Giorgio Baccarani, J. Fu*, N. Singh*, G.Q. Lo*, D.L. Kwong*, ARCES and DEIS, University of Bologna, Italy, *Institute of Microelectronics, Singapore	

B3L-C Process & Thermal Modeling

Formation of Silicon Ultra Shallow Junction by nonmelt excimer laser treatment	284
Antonios Florakis ¹ , Athanasios Papadimitriou ¹ , Nikolaos Chatzipanagiotis ¹ , Dimitrios Tsoukalas ¹ , Nipun Misra ² and Costas Grigoropoulos ² , ¹ National Technical University of Athens, Greece, ² University of California, Berkeley, CA, USA	

Managing annealing pattern effects in 45nm Low Power CMOS technology.....	288
Pierre Morin ¹ , Florian Cacho ¹ , Remi Beneyton ¹ , Benjamin Dumont ¹ , Maud Bidaud ¹ , Emmanuel Josse ¹ , Claire Gallon ¹ , Rossella Ranica ¹ , Alexandre Villaret ¹ , Raffaele Bianchini ¹ , T. Devouivre ¹ , E. Serret ¹ , R. Binger ¹ , K. Barla ¹ , M. Haond ¹ , Alexis Colin ² , Hubert Bono ³ , C. Chaton ³ , ¹ STMicroelectronics, Crolles, France, ² InESS, STMicroelectronics, Crolles, France, ³ CEA-LETI, France	

Comparison between 65nm Bulk and PD-SOI MOSFETs: Si/BOX interface effect on point defects and doping profiles	292
El Mehdi Bazizi ^{a,b,c} , Ardechir Pakfar ^a , Pier Francesco Fazzini ^b , Fuccio Cristiano ^b , Clement Tavernier ^a , Alain Claverie ^c , Alexander Burenkov ^d and Peter Pichler ^d , ^a STMicroelectronics, Crolles France, ^b LAAS/CNRS, University of Toulouse, France, ^c CEMES/CNRS, France, ^d Fraunhofer Institute of Integrated Systems and Device Technology (IISB), Germany	

Thermal effects modeling of multi-fingered MOSFETs based on new specific test structures.....	296
Sââdia Hniki ^{1,2,3} , Guillaume Bertrand ¹ , Sylvie Ortolland ¹ , Michel Minondo ¹ , Bruno Rauber ¹ , Christine Raynaud ⁴ , Alexandre Giry ¹ , Olivier Bon ⁴ , H.Jaouen ¹ , Frederic Morano ^{2,3} , ¹ STMicroelectronics, Crolles, France, ² CNRS; LAAS, Toulouse, France, ³ Université de Toulouse, France, ⁴ CEA-LETI, France	

B6L-A Characterization Techniques

Electron magnetoresistance mobility in silicon on insulator layers using Kelvin's technique.....	300
Jarek Antoszewski ¹ , John M. Dell ¹ , Lorenzo Faraone ¹ , Nicolas Bresson ² , Sorin Cristoloveanu ³ , ¹ The University of Western Australia, Crawley, Australia, ² SOITEC S.A., Bernin, France, ³ IMEP-INP Grenoble-MINATEC, France	

C-V Profiling of Ultrashallow Junctions using a Step-Like Background Doping Profile.....	303
Milo Popadić, Cuiqin Xu, Francesco Sarubbi, and Lis K. Nanver, <i>Delft University of Technology, Delft, The Netherlands</i>	
Comparison of CBED and Dark-field Holography for Strain Mapping in Nanostructures and Devices.....	307
Martin J. Hjøtch ¹ , Florent Houdellier ¹ , Alain Claverie ¹ , Laurent Clément ² , ¹ CNRS; CEMES, Toulouse, France, ² STMicroelectronics (Crolles2), Crolles, France	
Comparison of Fast Measurement Methods for Short-Term Negative Bias Temperature Stress and Relaxation	311
Philipp Hehenberger*, Paul-Jürgen Wagner*, Hans Reisinger*, and Tibor Grasser*, * Institute for Microelectronics, Wien, Austria, • Christian Doppler Laboratory for TCAD at the Institute for Microelectronics, Wien, Austria, ◊ Infineon Technologies, München, Germany	

B6L-B Nanowire & Transport Engineering

Gate-All-Around technology: taking advantage of ballistic transport?	315
Gregory Bidal ^{1,2} , Jean Luc Huguenin ^{1,2} , Stephane Denorme ¹ , Dominique Fleury ^{1,2} , Nicolas Loubet ¹ , Arnaud Pouydebasque ³ , P. Perreau ³ , F. Leverd ¹ , S. Barnola ³ , R. Beneyton ¹ , B. Orlando ¹ , P. Gouraud ¹ , T. Salveta ³ , L. Clement ¹ , S. Monfray ¹ , Gérard Ghibaudo ² , Frederic Boeuf ¹ , and Thomas Skotnicki ¹ , ¹ STMicroelectronics, France; ² IMEP, France; ³ CEA-LETI Minatec, France	
The influence of orientation and strain on the transport properties of SOI Trigate nMOSFETs.....	319
Isabel M. Tienda-Luna, Francisco G. Ruiz, Andrés Godoy, Francisco Gámiz, Universidad de Granada, Spain	
Strained and Unstrained Si Nanowire FETs.....	323
Sebastian F. Feste, Stefan Habicht, Qing-Tai Zhao, Dan Buca, and Siegfried Mantl, Forschungszentrum Jülich, Germany and Fundamentals of Future Information Technology, Germany	
New Findings on Low Frequency Noise and Mismatching Properties in Uniaxial Strained PMOSFETs	327
Jack J.-Y. Kuo, William P.-N. Chen, and Pin Su, National Chiao Tung University, Taiwan	

B6L-C RF MEMS

Tunable Band-Stop Filter Based on Single RF MEMS Capacitive Shunt Switch with Meander Arm Inductance	331
Montserrat Fernández-Bolaños, Catherine Dehollain, Pierre Nicole*, Adrian M. Ionescu, École Polytechnique Fédérale de Lausanne (EPFL) Lausanne, Switzerland, #THALES, Centre Charles Nungesser, France	
Micro-Electro-Mechanical Capacitors Based on Vertical Carbon Nanotube Arrays	335
Anupama Arun ^a , Donatello Acquaviva ^a , Montserrat Fernández-Bolaños ^a , Paul Salet ^a , Helene Le-Poche ^c , Tonio Idha ^d , Rita Smajda ^b , Arnaud Magrez ^b , Laszlo Forró ^b , A. M. Ionescu ^a , ^a NanoLab and ^b Laboratory of Nanostructures and Novel Electronic Materials, LNNME, Ecole Polytechnique Fédérale de Lausanne, Switzerland, ^c CEA-LITEN, DTNM, France, ^d LAAS – CNRS, MINC (G37), Toulouse, France	
Conduction and Trapping in RF MEMS Capacitive Switches with a SiN Layer.....	339
Adam Koszewski ¹ , Frederic Souchon ¹ , Thierry Ouisse ² , ¹ CEA LETI MINATEC, Grenoble, France, ² INPG, Grenoble, France	
Evolution of Electrical Parameters of Dielectric-less Ohmic RF-MEMS Switches during Continuous Actuation Stress	343
Augusto Tazzoli ¹ , Enrico Autizi ¹ , Marco Barbato ¹ , Gaudenzio Meneghesso ¹ , Francesco Solazzi ² , Paola Farinelli ³ , Flavio Giacomozzi ² , Jacopo Iannacci ² , Benno Margesin ² , Roberto Sorrentino ³ , ¹ University of Padova, Italy, ² FBK-irst, Povo (TN), Italy, ³ University of Perugia, DIEl, Perugia, Italy	

C2L-A Joint Session - Technology Impact On Circuit Design

FinFET RF Receiver Building Blocks Operating Above 10 GHz	347
Domagoj Šiprak ^{1,3} , Piet Wambacq ^{2,3} , Bertrand Parvais ² , Abdelkarim Mercha ² , Michael Fulde ⁴ , Jesenka Veledar Krüger ¹ , Morin Dehan ² , and Stefaan Decoutere ² , ¹ Infineon Technologies AG, Neubiberg, Germany, ² IMEC, Belgium, ³ Vrije Universiteit, Belgium, ⁴ Infineon Technologies Austria AG, Austria	

Assessment of the impact of technology scaling on the performance of LC-VCOs	351
Davide Ponton ^{*†} , Gerhard Knoblinger [†] , Andreas Roithmeier [‡] , Marc Tiebout [‡] , Michael Fulde [†] and Pierpaolo Palestri [*] , [*] University of Udine, Italy, [†] Infineon Technologies Austria, DCV, Austria, [‡] Infineon Technologies AG, Neubiberg, Germany	

Oxide Soft BreakDown : From Device Modeling to Small Circuit Simulation	355
Louis Gerrer ¹ , Gérard Ghibaudo ¹ , Guillaume Ribes ² , ¹ IMEP-LAHC, Minatec-INPG, France, ² ST Microelectronics, Crolles, France	

C2L-B Process Modules

Horizontal Current Bipolar Transistor (HCBT) for the Low-cost BiCMOS Technology.....	359
Tomislav Suligoj ¹ , Marko Koricic ¹ , Hidenori Mochizuki ² , So-Ichi Morita ² , Katsumi Shinomura ² , and Hisaya Imai ² , ¹ University of Zagreb, Croatia, ² Asahi Kasei Microdevices Co., Japan	

A Self-Aligned Silicidation Technology for Surround-Gate Vertical MOSFETS.....	363
M. Mohammad Al Hakim ¹ , Kanad Mallik ¹ , C. H. de-Groot ¹ , W. Redman.-White ¹ , Peter Ashburn ¹ , Lizhe Tan ² and Steve Hall ² , ¹ University of Southampton, UK, ² University of Liverpool, UK	

Metal-Induced Low Temperature Activation and La₂O₃ passivation of Germanium N⁺/P and P⁺/N Junctions	367
Vasilis Ioannou-Souglaridis ¹ , Athanasios Dimoulas ² , Polychronis Tsipas ² , Thanasis Speliotis ² , ¹ Institute of Microelectronics, NCSR DEMOKRITOS, Greece, ² Institute of Materials Science, NCSR DEMOKRITOS, Greece	

C2L-C MEMS

The Integration of EWOD and SAW Technologies for Improved Droplet Manipulation and Mixing	371
Yifan Li, Brian W. Flynn, William Parkes, Yufei Liu [†] , Yan Feng [†] , A.D. Ruthven, J.G. Terry, L.I. Haworth, Andrew Bunting, J.T.M. Stevenson, Stewart Smith, P. Bobbili, Yongqing Q. Fu [†] , Anthony J. Walton, University of Edinburgh, UK, [†] Heriot-Watt University, UK	

Solidly Mounted Resonators with Layer-Transferred AlN using Sacrificial Crystalline Surfaces	375
Mohamed Abd Allah [*] , Robert Thalhammer [#] , Jyrki Kaitila ^{#†} , Thomas Herzog ^{#†} , Werner Weber [#] , Doris Schmitt-Landsiedel [*] *Technische Universität München, [#] Infineon Technologies AG, Munich, Germany, [#] currently with Avago Technologies, Munich, Germany	

Small Signal Modeling of Charge and Piezoresistive Modulations in Active MEM Resonators	379
Daniel Grogg, Suat Ayöz, Dimitrios Tsamados, Adrian Mihai Ionescu, Ecole Polytechnique Fédérale de Lausanne (EPFL), Switzerland	

C3L-A CMOS Characterization

Monitoring variability of channel doping profile in the 45nm node MOSFET through reverse engineering of electrical back-bias effect	383
Pascal Lemoigne ^{#†} , Vincent Quenette ^{#*} , André Juge [#] , Denis Rideau [#] , Sylvie Retailleau [*] , Lakhdar Zaid ^{#†} , Christian Dufaza [#] , Clément Tavernier [#] , and Hervé Jaouen [#] , [#] STMicroelectronics, Crolles, FRANCE, [*] IEF – UMR 8622, FRANCE, [†] Aix-Marseille Université, CNRS, IM2NP – UMR 6242, Marseille, FRANCE	

Direct Observation of Fluctuations in Both the Number and Individual Carrier Capture Rate of Interface Traps in Small Gate-Area MOSFETs	387
Toshiaki Tsuchiya ¹ , Yuki Mori ¹ , Yuta Morimura ¹ , Tohru Mogami ² , Yuzuru Ohji ² , ¹ Shimane University, Matsue, Japan, ² Semiconductor Leading Edge Technologies, Tsukuba, Japan	

Width and orientation effects in strained FDSOI MOSFETs: strain and device characterization	391
Sophie Baudot ¹ , Joel Eymery ¹ , Francois Andrieu ² , Vincent Vidal ² , Fabienne Allain ² , Laurent Brévard ² , Olivier Faynot ² , ¹ CEA-INAC, Grenoble, France, ² CEA-LETI, Minatec, France	

Noise as a characterization tool for reliability under illumination of transfer gate transistor for image sensors applications.....	395
Diana Lopez ^{a,b} , Cédric Leyris ^a , Stéphane Ricq ^a , Francis Balestra ^b , ^a STMicroelectronics, Crolles cedex, France, ^b IMEP-LAHC, Grenoble INP-Minatec, France	

C3L-B High Mobility Channels & High K Dielectrics

Self-aligned Inversion-channel $In_{0.75}Ga_{0.25}As$ MOSFETs using MBE-$Al_2O_3/Ga_2O_3(Gd_2O_3)$ and ALD-Al_2O_3 as Gate Dielectrics	399
--	------------

Tsung-Da Lin^a, Han-Chin Chiu^a, Pen Chang^a, Yu-Hsing Chang^a, Chun-An Lin^b, Wen-Hsin Chang^a, J. Raynien Kwo^b, Wilman Tsai^c, and Minghwei Hong^a, ^aDepartment of Materials Science and Engineering and ^bDepartment of Physics, National Tsing Hua University, Hsinchu, Taiwan, ^cIntel Corporation, Santa Clara, USA

Selection of Rare Earth Silicate with SrO Capping for EOT Scaling below 0.5 nm.....	403
--	------------

Kuniyuki Kakushima¹, Kouichi Okamoto², Tomotsune Koyanagi², Kiichi Tachi², Miyuki Kouda², T. Kawanago², Jaeyeol Song², Parhat Ahmet², Kazuo Tsutsui¹, Nobuyuki Sugii¹, T. Hattori² and H. Iwai², ¹Interdisciplinary Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan ²Frontier Research Center, Tokyo Institute of Technology, Yokohama, Japan

High Performance $Ga_2O_3(Gd_2O_3)/Ge$ MOS Devices Without Interfacial Layers.....	407
--	------------

Lung-Kun Chu^a, Rei-Lin Chu^a, Mao-Lin Huang^a, Lieh-Ting Tung^a, Tsung-Da Lin^a, Chien-Chiang Chang^a, J. Raynien Kwo^b, and Ming-Hwei Hong^a, ^aDepartment of Materials Science and Engineering, and ^bDepartment of Physics, National Tsing Hua University, Hsin Chu, Taiwan

Impact of Epi-Si Growth Temperature on Ge-pFET Performance.....	411
--	------------

Jerome Mitard^{1,2}, Koen Martens¹, Brice DeJaeger¹, Jacopo Franco^{1,2}, Chris Shea³, Chelsea Plourde³, Frederik E. Leys¹, Roger Loo¹, Geert Hellings^{1,2}, Geert Eneman^{1,2}, Wei-E Wang⁴, J.C. Lin⁵, B.Kaczer¹, K. DeMeyer¹, T. Hoffmann¹, S. DeGendt¹, M. Caymax¹, M. Meuris¹ and M.M. Heyns^{1,2}, ¹IMEC, Belgium, ²KULeuven, Belgium, ³Rochester Institute, USA, ⁴Intel c/o IMEC, ⁵TSMC c/o IMEC * FWO IWT, Belgium

C3L-C Variability

LER-induced limitations to V_{DD} scalability of FinFET-based SRAMs with different design options	415
Emanuele Baravelli, Luca De Marchi and Nicolò Speciale, University of Bologna, Bologna, Italy	

Analytical and TCAD-supported Approach to Evaluate Intrinsic Process Variability in Nanoscale MOSFETs.....	419
---	------------

Valentina Bonfiglio, Giuseppe Iannaccone, Dipartimento di Ingegneria dell'Informazione: Università di Pisa, Italy

Understanding LER-induced Statistical Variability: A 35,000 Sample 3D Simulation Study.....	423
--	------------

Dave Reid, Campbell Millar, Gareth Roy, Scott Roy and Asen Asenov, Device Modelling Group, University of Glasgow, United Kingdom

An Accurate Approach for Statistical Estimation of Leakage Current Considering Multi-Parameter Process Variations in Nanometer CMOS Technologies	427
---	------------

Carmelo D'Agostino*, Julien Le Coz*, Philippe Flatresse*, Edith Beigne† and Marc Belleville†, *STMicroelectronics, Crolles - France † CEA-LETI, MINATEC, France

C6L-A RF Power Transistors

Comparison of Cu-gate and Ni/Au-gate GaN HEMTs large signal characteristics.....	431
---	------------

Michele Esposto¹, Valerio Di Lecce¹, and Alessandro Chini¹, Stefano De Guido², Adriana Passaseo², and Massimo De Vittorio², ¹University of Modena and Reggio Emilia, Modena - Italy, ²University of Salento, Italy

Device Performance of AlGaN/GaN MOS-HEMTs Using La_2O_3 high-k Oxide Gate Insulator.....	435
--	------------

Chao-Wei Lin, Chih-Wei Yang, Chao-Hung Chen, Che-Kai Lin, and Hsien-Chin Chiu, Chang Gung University, Taiwan, R.O.C

Electrothermal Simulation and Measurements of SOI Smart Power Transistors for short pulses 440
Jürgen Teichmann¹, Günter Täschner¹, Franz Dietz², ¹Atmel Automotive GmbH, ²TELEFUNKEN Semiconductors, Heilbronn, Germany

Power Transistor Design Guidelines and RF Load-Pull Characterization of a 0.13- μ m SOI CMOS Technology 444
F. Carrara¹, C. D. Presti¹, G. Palmisano¹, A. Scuderi², ¹University of Catania, Italy, ²STMicroelectronics s.r.l., Catania, Italy

C6L-B Tunneling Devices

Comparison of VLS grown Si NW tunnel FETs with different gate stacks..... 448
Kirsten E. Moselund, Hesham Ghoneim, Mikael T. Björk, Heinz Schmid, Siegfried Karg, Emanuel Lötscher, Walter Riess and Heike Riel, IBM Research GmbH, Switzerland

Asymmetrically strained all-silicon Tunnel FETs featuring 1V operation 452
Kathy Boucart¹, Adrian M. Ionescu¹, Walter Riess², ¹Ecole Polytechnique Fédérale de Lausanne, Switzerland,
²IBM Research GmbH, Switzerland

Assembly of charged nanoparticles by self - electrodynamic focusing..... 456
Jun Tang, Emanuele Verrelli, Dimitris Tsoukalas, National Technical University of Athens, Greece

N-type Single Nanoparticle ZnO Transistors Processed at Low Temperature 460
Karsten Wolff and Ulrich Hilleringmann, University of Paderborn, Germany

Robustness to gate imperfections of the tunnelling enhancement effect in double quantum dots 464
Massimo Totaro*, Demetrio Logoteta*, Paolo Marconcini*, Massimo Macucci*, and Robert S. Whitney†, *Università di Pisa, Italy,
†Institut Laue-Langevin, France

C6L-C Physics Based Models for CMOS & Post-CMOS Devices

Revised analysis of Coulomb scattering limited mobility in biaxially strained silicon MOSFETs..... 468
Francesco Driussi and David Esseni, University of Udine, Italy

A model for robust electrostatic design of nanowire FETs with arbitrary polygonal cross sections 472
Luca De Michielis¹, Luca Selmi², Adrian M. Ionescu³, ¹Swiss Federal Institute of Technology Lausanne, Switzerland,
²University of Udine, Italy, ³Swiss Federal Institute of Technology Lausanne, Switzerland

Ballistic Ratio and Backscattering Coefficient in Short-Channel NW-FETs 476
Elena Gnani, Antonio Gnudi, Susanna Reggiani, Giorgio Baccarani, University of Bologna, Italy

A better understanding of the low-field mobility in Graphene Nano-ribbons 480
Marco Bresciani, Pierpaolo Palestri, David Esseni and Luca Selmi, University of Udine, Italy

Author Index