

# **2009 International Symposium on System-on-Chip**

## **(SOC 2009)**

**Tampere, Finland  
5 – 7 October 2009**



IEEE Catalog Number: CFP09554-PRT  
ISBN: 978-1-4244-4466-3

## SoC Symposium 2009 Technical Papers

<b>Simultaneous PVT-tolerant voltage-island formation and core placement for thousand-core platforms</b>	1
<i>Sohaib Majzoub, Resve Saleh, Steve Wilton, and Rabab Ward</i>	
University of British Columbia, Canada	
<b>Fault-tolerant communication over micronmesh NOC with micron-message passing protocol</b>	5
<i>Heikki Kariniemi and Jari Nurmi</i>	
Tampere University of Technology, Finland	
<b>Adaptive circuit block model for power supply noise analysis of low power system-on-chip</b>	13
<i>Matthias Eireiner<sup>1</sup>, Paul Wallner<sup>2</sup>, Andreas Schoene<sup>2</sup>, Stephan Henzler<sup>2</sup>, Ulrich Fiedler<sup>2</sup>, and Doris Schmitt-Landsiedel<sup>1</sup></i>	
<sup>1</sup> Technical University Munich, Germany, <sup>2</sup> Infineon Technologies AG, Germany	
<b>Parameterizing simulated annealing for distributing Kahn process networks on multiprocessor SoCs</b>	19
<i>Heikki Orsila, Erno Salminen, and Timo Hämäläinen</i>	
Tampere University of Technology, Finland	
<b>Energy and bandwidth aware mapping of IPs onto regular NoC architectures using multi-objective genetic algorithms</b>	27
<i>Kshitij Bhardwaj<sup>1</sup> and Rabindra Jena<sup>2</sup></i>	
<sup>1</sup> DAVV, India, <sup>2</sup> Institute of Management & Technology, India	
<b>Physical realization oriented area-power-delay tradeoff exploration</b>	32
<i>Volker Gierenz<sup>1</sup>, Christian Panis<sup>1</sup>, and Jari Nurmi<sup>2</sup></i>	
<sup>1</sup> Catena Radio Design bv, the Netherlands, <sup>2</sup> Tampere University of Technology, Finland	
<b>Diagnosis of faults in template-based asynchronous circuits</b>	38
<i>Behnam Ghavami<sup>1</sup>, Hamid-Reza Zarandi<sup>1</sup>, Arezoo Salarpour<sup>2</sup>, and Hossein Pedram<sup>1</sup></i>	
<sup>1</sup> Amirkabir University of Technology, Iran, <sup>2</sup> University of Science and Technology, Iran	
<b>Dynamic workload peak detection for slack management</b>	42
<i>Aleksandar Milutinovic<sup>1</sup>, Kees Goossens<sup>2</sup>, and Gerard J.M. Smit<sup>1</sup></i>	
<sup>1</sup> University of Twente, the Netherlands, <sup>2</sup> NXP Semiconductors & Delft University of Technology, the Netherlands	
<b>Building asynchronous routers with independent sub-channels</b>	48
<i>Wei Song and Doug Edwards</i>	
the University of Manchester, UK	
<b>Soft NMR: Exploiting statistics for energy-efficiency</b>	52
<i>Eric Kim, Rami Abdallah, and Naresh Shanbhag</i>	
University of Illinois at Urbana Champaign, USA	
<b>Performance analysis of LTE protocol processing on an ARM based mobile platform</b>	56
<i>David Szczesny<sup>1</sup>, Anas Showk<sup>1</sup>, Sebastian Hessel<sup>1</sup>, Uwe Hildebrand<sup>2</sup>, Valerio Frascolla<sup>2</sup>, and Attila Bilgic<sup>1</sup></i>	
<sup>1</sup> Ruhr-Universität Bochum, Germany, <sup>2</sup> Comneon GmbH, Germany	
<b>Performance modeling of parallel applications on MPSoCs</b>	64
<i>Marco Lattuada, Christian Pilato, Antonino Tumeo, and Fabrizio Ferrandi</i>	
Politecnico di Milano, Italy	
<b>Impact of device variability in the communication structures for future synchronous SoC designs</b>	68
<i>Faiz ul Hassan, Binjie Cheng, Wim Vanderbauwhede, and Fernando Rodriguez</i>	
University of Glasgow, UK	
<b>Flexible DOR routing for virtualization of multicore chips</b>	73
<i>Frank Olaf Sem-Jacobsen<sup>1</sup>, Tor Skeie<sup>1</sup>, Samuel Rodrigo<sup>2</sup>, José Flich<sup>2</sup>, Davide Bertozzi<sup>3</sup>, and Simone Medardoni<sup>3</sup></i>	
<sup>1</sup> Simula Research Laboratory, Norway, <sup>2</sup> Technical University of Valencia, Spain, <sup>3</sup> University of Ferrara, Ferrara, Italy	

<b>Automatic generation of memory interfaces .....</b>	77
<i>David Kammler<sup>1</sup>, Bastian Bauwens<sup>1</sup>, Ernst Martin Witte<sup>1</sup>, Gerd Ascheid<sup>1</sup>, Rainer Leupers<sup>1</sup>, Heinrich Meyr<sup>1</sup>, Anupam Chattopadhyay<sup>2</sup></i>	
<sup>1</sup> RWTH Aachen University, Germany, <sup>2</sup> CoWare India Private Ltd., India	
<b>Two phase clocked adiabatic static CMOS logic .....</b>	83
<i>Nazrul Anuar Nayan, Yasuhiro Takahashi, and Toshikazu Sekine</i>	
Gifu University, Japan	
<b>Evaluation of static and dynamic task mapping algorithms in NoC-based MPSoCs .....</b>	87
<i>Ewerson Carvalho, César Marcon, Ney Calazans, and Fernando Moraes</i>	
Pontifícia Universidade Católica do Rio Grande do Sul, Brazil	
<b>Minimizing area costs in GPS applications on a programmable DSP by code compression .....</b>	91
<i>Piia Saastamoinen<sup>1</sup>, Jari Nurmi<sup>1</sup>, Ilkka Saastamoinen<sup>2</sup>, and Mikko Laiho<sup>2</sup></i>	
<sup>1</sup> Tampere University of Technology, Finland, <sup>2</sup> Atheros Communications, Finland	
<b>Scheduling framework for real-time dependable NoC-Based systems .....</b>	95
<i>Mihkel Tagel, Peeter Ellerjee, and Gert Jervan</i>	
Tallinn University of Technology, Estonia	
<b>Yield-oriented evaluation methodology of networks-on-chip routing implementations .....</b>	100
<i>Samuel Rodrigo<sup>1</sup>, Carles Hernández<sup>1</sup>, José Flích<sup>1</sup>, Federico Silla<sup>1</sup>, José Duato<sup>1</sup>, Simone Medardoni<sup>2</sup>, Davide Bertozi<sup>2</sup>, Andres Mejía<sup>3</sup>, and Donglai Dai<sup>3</sup></i>	
<sup>1</sup> Universidad Politécnica de Valencia, Spain, <sup>2</sup> University of Ferrara, Italy, <sup>3</sup> Intel	
<b>A Multi-core signal processor for heterogeneous reconfigurable computing .....</b>	106
<i>Davide Rossi<sup>1</sup>, Fabio Campi<sup>2</sup>, Antonio Deledda<sup>1</sup>, Claudio Mucci<sup>2</sup>, Stefano Pucillo<sup>2</sup>, Sean Whitty<sup>3</sup>, Rolf Ernst<sup>3</sup>, Stéphane Chevobbe<sup>4</sup>, Stephane Guyetant<sup>4</sup>, Matthias Kühnle<sup>5</sup>, Michael Hübler<sup>5</sup>, Jürgen Becker<sup>5</sup>, and Wolfram Putzke-Roemming<sup>6</sup></i>	
<sup>1</sup> University Of Bologna, Italy, <sup>2</sup> STMicroelectronics, Italy, <sup>3</sup> Technische Universität Braunschweig, Germany, <sup>4</sup> CEA, France, <sup>5</sup> University Of Karlsruhe, Germany, <sup>6</sup> Thomson, Germany	
<b>RTL-to-layout implementation of an embedded coarse grained architecture for dynamically reconfigurable computing in systems-on-chip .....</b>	110
<i>Fabio Campi<sup>1</sup>, Ralf König<sup>2</sup>, Michael Dreschmann<sup>2</sup>, Moritz Neukirchner<sup>3</sup>, Damien Picard<sup>4</sup>, Michael Jüttner<sup>5</sup>, Eberhard Schüller<sup>6</sup>, Antonio Deledda<sup>7</sup>, Davide Rossi<sup>7</sup>, Alberto Pasini<sup>1</sup>, Michael Hübler<sup>2</sup>, Jürgen Becker<sup>2</sup>, and Roberto Guerrieri<sup>7</sup></i>	
<sup>1</sup> STMicroelectronics, Italy, <sup>2</sup> University of Karlsruhe, Germany, <sup>3</sup> Technical University of Braunschweig, Germany, <sup>4</sup> Université de Bretagne Occidentale, France, <sup>5</sup> Technical University of Chemnitz, Germany, <sup>6</sup> PACT XPP Technologies, Germany, <sup>7</sup> University of Bologna, Italy	
<b>Analysis of memory access optimization for motion compensation frames in MPEG-4 .....</b>	114
<i>Haitham Habli<sup>1</sup>, Johan Ersfolk<sup>2</sup>, Johan Lilius<sup>1</sup></i>	
<sup>1</sup> Åbo Akademi University, Finland, <sup>2</sup> TUCS and Åbo Akademi University, Finland	
<b>Pathfinding: A design methodology for fast exploration and optimization of 3D-stacked integrated circuits .....</b>	118
<i>Dragomir Milojevic<sup>1</sup>, Riko Radocic<sup>2</sup>, Roger Carpenter<sup>3</sup>, and Pol Marchal<sup>4</sup></i>	
<sup>1</sup> ULB, Belgium, <sup>2</sup> Qualcomm, USA, <sup>3</sup> Javelin DA, USA, <sup>4</sup> IMEC, Belgium	
<b>Multi-compartment: A new architecture for secure co-hosting on SoC .....</b>	124
<i>Joël Porquet<sup>1</sup>, Christian Schwarz<sup>1</sup>, and Alain Greiner<sup>2</sup></i>	
<sup>1</sup> STMicroelectronics, France, <sup>2</sup> UPMC/LIP6, France	
<b>Performance analysis of multi-channel memories in mobile devices .....</b>	128
<i>Jari Nikara, Eero Aho, Petri Tuominen, and Kimmo Kuusilinna</i>	
Nokia Research Center, Finland	
<b>System architecture for 3GPP LTE modem using a programmable baseband processor .....</b>	132
<i>Johan Eilert, Di Wu, and Dake Liu</i>	
Linköping University, Sweden	
<b>On the performance of 3GPP LTE baseband using SB3500 .....</b>	138
<i>Zhenyu Tu, Meng Yu, Daniel Iancu, Mayan Moudgil, and John Glossner</i>	
Sandbridge Technologies Inc., USA	

<b>Instruction merging to increase parallelism in VLIW architectures .....</b>	143
<i>Guillermo Payá-Vayá, Javier Martín-Langerwerf, Florian Giesemann, Holger Blume, and Peter Pirsch</i>	
Leibniz Universität Hannover, Germany	
<b>Efficient software cache for H.264 motion compensation .....</b>	147
<i>Arnaldo Azevedo and Ben Juurlink</i>	
Delft University of Technology, the Netherlands	
<b>A DSP architecture optimized for wireless baseband .....</b>	151
<i>Chris Rowen, Peter Nuth, Stuart Fiske, Marcus Binning, and Sam Khouri</i>	
Tensilica, Inc., USA	
<b>Mapping of the FFT on a reconfigurable architecture targeted to SDR applications .....</b>	157
<i>Fabio Garzia<sup>1</sup>, Roberto Airoldi<sup>1</sup>, Carmelo Giliberto<sup>2</sup>, Claudio Brunelli<sup>2</sup>, and Jari Nurmi<sup>1</sup></i>	
<sup>1</sup> Tampere University of Technology, Finland, <sup>2</sup> Nokia, Finland	
<b>A checkpoint/restore framework for SystemC-based virtual platforms .....</b>	161
<i>Stefan Kraemer<sup>1</sup>, Rainer Leupers<sup>1</sup>, Dietmar Petras<sup>2</sup>, and Thomas Philipp<sup>2</sup></i>	
<sup>1</sup> RWTH-Aachen University, Germany, <sup>2</sup> CoWare, Germany	
<b>Automated instrumentation of FPGA-based systems for system-level transaction monitoring .....</b>	168
<i>Paul McKechnie<sup>1</sup>, Michaela Blott<sup>2</sup>, and Wim Vanderbauwhede<sup>3</sup></i>	
<sup>1</sup> Institute for System Level Integration, UK, <sup>2</sup> Xilinx, Ireland, <sup>3</sup> University of Glasgow, UK	
<b>Characterising embedded applications using a UML profile .....</b>	172
<i>Sanna Määttä<sup>1</sup>, Leandro Soares Indrusiak<sup>2</sup>, Luciano Ost<sup>3</sup>, Leandro Möller<sup>4</sup>, Manfred Glesner<sup>4</sup>, Fernando Gehm Moraes<sup>3</sup>, and Jari Nurmi<sup>1</sup></i>	
<sup>1</sup> Tampere University of Technology, Finland, <sup>2</sup> University of York, UK, <sup>3</sup> Catholic University of Rio Grande do Sul, Brazil, <sup>4</sup> Technische Universität Darmstadt, Germany	